

last time (1)

bitwise operations

mask: select bits to do something on
AND (keep)/OR (set)/XOR (flip)
complement (flip all bits)

ternary operation with bitwise

tree reduction strategy

compute multiple bits at a time instead of one

last time (2)

ISA v microarchitecture

ISA = assembly + machine code interface (what compiler sees)

microarchitecture underneath

RISC v CISC — examples of differing ISA goals?

RISC: easier to implement instructions

RISC: ISA design based on what can easily be done in HW

CISC: more featureful/useful instructions

CISC: ISA design based on what would be convenient in asm/machine code

ISA variation

instruction set	instr. length	# normal registers	<i>approx.</i> # instrs.
x86-64	1–15 byte	16	1500
Y86-64	1–10 byte	15	18
ARMv7	4 byte*	16	400
POWER8	4 byte	32	1400
MIPS32	4 byte	31	200
Itanium	41 bits*	128	300
Z80	1–4 byte	7	40
VAX	1–14 byte	8	150
z/Architecture	2–6 byte	16	1000
RISC V	4 byte*	31	500*

other choices: condition codes?

instead of:

```
cmpq %r11, %r12  
je somewhere
```

could do:

```
/* _B_ranch if _EQ_ual */  
beq %r11, %r12, somewhere
```

other choices: addressing modes

ways of specifying **operands**. examples:

x86-64: `10(%r11,%r12,4)`

ARM: `%r11 << 3` (shift register value by constant)

VAX: `((%r11))` (register value is pointer to pointer)

other choices: number of operands

add src1, src2, dest
ARM, POWER, MIPS, SPARC, ...

add src2, src1=dest
x86, AVR, Z80, ...

VAX: both

typical RISC ISA properties

fewer, simpler instructions

seperate instructions to access memory

fixed-length instructions

more registers

no “loops” within single instructions

no instructions with two memory operands

few addressing modes

typical RISC ISA properties

fewer, simpler instructions

seperate instructions to access memory

fixed-length instructions

more registers

no “loops” within single instructions

no instructions with two memory operands

few addressing modes

Y86-64 instruction set

based on x86

omits most of the 1000+ instructions

leaves

addq	jmp	pushq
subq	jCC	popq
andq	cmovCC	movq (renamed)
xorq	call	hlt (renamed)
nop	ret	

much, much simpler encoding

Y86-64 instruction set

based on x86


omits most of the 1000+ instructions

leaves


addq	jmp	pushq
subq	jCC	popq
andq	cmovCC	movq (renamed)
xorq	call	hlt (renamed)
nop	ret	

much, much simpler encoding

Y86-64: `movq`




Y86-64: movq



irmovq	immovq	imovq
rrmovq	rmmovq	rimovq
mrmovq	mmmovq	mimovq

Y86-64: `movq`



`irmovq` ~~`immovq`~~
`rrmovq` `rmmovq`
`mrmovq` ~~`mmmovq`~~

Y86-64 instruction set

based on x86

omits most of the 1000+ instructions

leaves

addq	jmp	pushq
subq	jCC	popq
andq	cmovCC	movq (renamed)
xorq	call	hlt (renamed)
nop	ret	

much, much simpler encoding

cmovCC

conditional move

exist on x86-64 (but you probably didn't see them)

Y86-64: register-to-register only

instead of:

```
    jle skip_move
    rrmovq %rax, %rbx
skip_move:
    // ...
```

can do:

```
    cmovg %rax, %rbx
```


halt

(x86-64 instruction called `hlt`)

Y86-64 instruction `halt`

stops the processor

otherwise — something's in memory “after” program!

real processors: reserved for OS

Y86-64: specifying addresses

Valid: `rmmovq %r11, 10(%r12)`

Y86-64: specifying addresses

Valid: `rmmovq %r11, 10(%r12)`

~~Invalid: `rmmovq %r11, 10(%r12,%r13)`~~

~~Invalid: `rmmovq %r11, 10(,%r12,4)`~~

~~Invalid: `rmmovq %r11, 10(%r12,%r13,4)`~~

Y86-64: accessing memory: exercise

$r12 \leftarrow \text{memory}[10 + r11] + r12$

Invalid: ~~`addq 10(%r11), %r12`~~

How to simulate *assuming overwriting %r11 is okay?*

A. `rmmovq %r11, 10(%r11)`

`addq %r11, %r12`

B. `addq %r12, %r11`

`mrmovq 10(%r11), %r11`

C. `mrmovq 10(%r11), %r11`

`addq %r11, %r12`

`rmmovq %r12, 10(%r11)`

D. `mrmovq 10(%r11), %r11`

`addq %r11, %r12`

Y86-64: accessing memory (1)

$r12 \leftarrow \text{memory}[10 + r11] + r12$

Invalid: ~~`addq 10(%r11), %r12`~~

Y86-64: accessing memory (1)

$r12 \leftarrow \text{memory}[10 + r11] + r12$

Invalid: ~~`addq 10(%r11), %r12`~~

Instead:

```
mrmovq 10(%r11), %r11  
/* overwrites %r11 */
```

```
addq %r11, %r12
```

Y86-64 constants (1)

```
irmovq $100, %r11
```

only instruction with non-address constant operand

Y86-64 constants (2)

$r12 \leftarrow r12 + 1$

Invalid: ~~addq \$1, %r12~~

Y86-64 constants (2)

$r12 \leftarrow r12 + 1$

Invalid: ~~addq \$1, %r12~~

Instead, need an extra register:

```
irmovq $1, %r11  
addq %r11, %r12
```

Y86-64: operand uniqueness

only one kind of value for each operand

instruction name tells you the kind

(why `movq` was 'split' into four names)

push/pop

pushq %rbx


$\%rsp \leftarrow \%rsp - 8$

$\text{memory}[\%rsp] \leftarrow \%rbx$

popq %rbx

$\%rbx \leftarrow \text{memory}[\%rsp]$

$\%rsp \leftarrow \%rsp + 8$




call/ret

call LABEL

push PC (next instruction address) on stack
jmp to LABEL address

ret

pop address from stack
jmp to that address



Y86-64 state

`%rXX` — 15 registers

`%r15` missing

smaller parts of registers missing

ZF (zero), SF (sign), ~~OF (overflow)~~

book has OF, we'll not use it

no `cmp`, use `sub`, etc. instead

~~CF (carry)~~ missing

Stat — processor status — halted?

PC — program counter (AKA instruction pointer)

main memory

Y86-64 state

%rXX — 15 registers

 %r15 missing

 smaller parts of registers missing

ZF (zero), SF (sign), OF (overflow)

 book has OF, we'll not use it

 no cmp, use sub, etc. instead

 CF (carry) missing

Stat — processor status — halted?

PC — program counter (AKA instruction pointer)

main memory

Y86-64 state

`%rXX` — 15 registers

`%r15` missing

smaller parts of registers missing

ZF (zero), SF (sign), OF (overflow)

book has OF, we'll not use it

no `cmp`, use `sub`, etc. instead

CF (carry) missing

Stat — processor status — halted?

PC — program counter (AKA instruction pointer)

main memory

typical RISC ISA properties

fewer, simpler instructions

seperate instructions to access memory

fixed-length instructions

more registers

no “loops” within single instructions

no instructions with two memory operands

few addressing modes

Y86-64 instruction formats

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC rA, rB	2	cc	rA	rB						
irmovq V, rB	3	0	F	rB	V					
rmmovq rA, D(rB)	4	0	rA	rB	D					
mrmmovq D(rB), rA	5	0	rA	rB	D					
OPq rA, rB	6	fn	rA	rB						
jCC Dest	7	cc	Dest							
call Dest	8	0	Dest							
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

Secondary opcodes: `cmovcc/jcc`

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
<code>rrmovq/cmovCC rA, rB</code>	2	cc	rA	rB						
<code>irmovq V, rB</code>	3	0	F	rB						
<code>rmmovq rA, D(rB)</code>	4	0	rA	rB						
<code>mrmovq D(rB), rA</code>	5	0	rA	rB						
<code>OPq rA, rB</code>	6	fn	rA	rB						
<code>jCC Dest</code>	7	cc								
<code>call Dest</code>	8	0								
ret	9	0								
<code>pushq rA</code>	A	0	rA	F						
<code>popq rA</code>	B	0	rA	F						

0	always (jmp/rrmovq)
1	le
2	l
3	e
4	ne
5	ge
6	g

Secondary opcodes: OPq

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC rA, rB	2	cc	rA	rB						
irmovq V, rB	3	0	F	rB			V			
rmmovq rA, D(rB)	4	0	rA	rB	0			D		
mrmovq D(rB), rA	5	0	rA	rB				D		
OPq rA, rB	6	fn	rA	rB						
jCC Dest	7	cc								
call Dest	8	0						Dest		
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

0	add
1	sub
2	and
3	xor

Registers: rA , rB

byte:	0	1	2
halt	0	0	
nop	1	0	
rrmovq/cmovCC rA , rB	2	cc	rA rB
irmovq V , rB	3	0	F rB
rmmovq rA , $D(rB)$	4	0	rA rB
mrmovq $D(rB)$, rA	5	0	rA rB
OPq rA , rB	6	ff	rA rB
jCC Dest	7	cc	
call Dest	8	0	
ret	9	0	
pushq rA	A	0	rA F
popq rA	B	0	rA F

0	%rax	8	%r8
1	%rcx	9	%r9
2	%rdx	A	%r10
3	%rbx	B	%r11
4	%rsp	C	%r12
5	%rbp	D	%r13
6	%rsi	E	%r14
7	%rdi	F	none

Immediates: *V, D, Dest*

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC <i>rA, rB</i>	2	cc	<i>rA</i>	<i>rB</i>						
irmovq <i>V, rB</i>	3	0	F	<i>rB</i>	<i>V</i>					
rmmovq <i>rA, D(rB)</i>	4	0	<i>rA</i>	<i>rB</i>	<i>D</i>					
mrmovq <i>D(rB), rA</i>	5	0	<i>rA</i>	<i>rB</i>	<i>D</i>					
OPq <i>rA, rB</i>	6	fn	<i>rA</i>	<i>rB</i>						
jCC <i>Dest</i>	7	cc	<i>Dest</i>							
call <i>Dest</i>	8	0	<i>Dest</i>							
ret	9	0								
pushq <i>rA</i>	A	0	<i>rA</i>	F						
popq <i>rA</i>	B	0	<i>rA</i>	F						

Immediates: V , D , $Dest$

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC rA , rB	2	cc	rA	rB						
irmovq V , rB	3	0	F	rB	V					
rmmovq rA , $D(rB)$	4	0	rA	rB	D					
mrmovq $D(rB)$, rA	5	0	rA	rB	D					
OPq rA , rB	6	fn	rA	rB						
jCC $Dest$	7	cc	$Dest$							
call $Dest$	8	0	$Dest$							
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

using YAS

download HCLRS (we'll use it later)

extract the archive

run make

example.js

example.js:

```
    irmovq $100, %rax
```

```
    irmovq $1, %rcx
```

```
    irmovq $10, %rdx
```

loop:

```
    subq %rdx, %rax
```

```
    subq %rcx, %rdx
```

```
    jg loop
```

```
    halt
```


example.yo

```
run tools/yas example.yo
```

```
example.yo:
```

```
0x000: 30f064000000000000000000 |
```

```
0x00a: 30f101000000000000000000 |
```

```
0x014: 30f20a000000000000000000 |
```

```
0x01e: |
```

```
0x01e: 6120 |
```

```
0x020: 6112 |
```

```
0x022: 761e000000000000000000 |
```

```
0x02b: 00 |
```

```
irmovq $100, %rax
```

```
irmovq $1, %rcx
```

```
irmovq $10, %rdx
```

```
loop:
```

```
subq %rdx, %rax
```

```
subq %rcx, %rdx
```

```
jg loop
```

```
halt
```

Y86-64 encoding (1)

```
long addOne(long x) {  
    return x + 1;  
}
```

```
x86-64:  
movq %rdi, %rax  
addq $1, %rax  
ret
```

Y86-64 translation?

A

```
rrmovq %rdi, %rax  
addq $1, %rax  
ret
```

B

```
rrmovq %rdi, %rax  
irmovq $1, %rax  
addq %rax, %rdi  
ret
```

C

```
irmovq $1, %rax  
addq %rdi, %rax  
ret
```

D

```
rrmovq %rdi, %rax  
irmovq $1, %rdi  
addq %rdi, %rax  
ret
```

Y86-64 encoding (2)

addOne:

```
irmovq $1, %rax  
addq   %rdi, %rax  
ret
```

★

3	0	F	%rax	01 00 00 00 00 00 00 00
---	---	---	------	-------------------------

Y86-64 encoding (2)

addOne:

```
irmovq $1, %rax  
addq   %rdi, %rax  
ret
```

★

3	0	F	0	01 00 00 00 00 00 00 00
---	---	---	---	-------------------------


Y86-64 encoding (2)

addOne:

```
irmovq $1, %rax
```

```
addq %rdi, %rax
```

```
ret
```




Y86-64 encoding (2)

addOne:

```
irmovq $1, %rax
```

```
addq %rdi, %rax
```

```
ret
```




Y86-64 encoding (2)

addOne:

```
irmovq $1, %rax
```

```
addq %rdi, %rax
```


```
ret
```



Y86-64 encoding (2)

addOne:

```
irmovq $1, %rax  
addq   %rdi, %rax  
ret
```



30 F0 01 00 00 00 00 00 00 00 00 60 70 90

Y86-64 encoding (3)

doubleTillNegative:

/ suppose at address 0x123 */*

addq %rax, %rax

jge doubleTillNegative

6 add %rax %rax

Y86-64 encoding (3)

doubleTillNegative:

/ suppose at address 0x123 */*

addq %rax, %rax

jge doubleTillNegative

★

6	add	%rax	%rax
---	-----	------	------

Y86-64 encoding (3)

doubleTillNegative:

/ suppose at address 0x123 */*

addq %rax, %rax

jge doubleTillNegative

★ 6 0 0 0


Y86-64 encoding (3)

doubleTillNegative:

/ suppose at address 0x123 */*

addq %rax, %rax

jge doubleTillNegative




Y86-64 encoding (3)

doubleTillNegative:

/ suppose at address 0x123 */*

```
addq    %rax, %rax
```

```
jge doubleTillNegative
```




Y86-64 encoding (3)

doubleTillNegative:

/ suppose at address 0x123 */*

addq %rax, %rax

jge doubleTillNegative



Y86-64 decoding

```
20 10 60 20 61 37 72 84 00 00 00 00 00 00 00
20 12 20 01 70 68 00 00 00 00 00 00 00
```

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC rA, rB	2	cc	rA	rB						
irmovq V, rB	3	0	F	rB	V					
rmmovq rA, D(rB)	4	0	rA	rB	D					
mrmovq D(rB), rA	5	0	rA	rB	D					
OPq rA, rB	6	fn	rA	rB						
jCC Dest	7	cc	Dest							
call Dest	8	0	Dest							
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

Y86-64 decoding

```
20 10 60 20 61 37 72 84 00 00 00 00 00 00 00
20 12 20 01 70 68 00 00 00 00 00 00 00
```

exercise: types of first three instructions?

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC rA, rB	2	cc	rA	rB						
irmovq V, rB	3	0	F	rB	V					
rmmovq rA, D(rB)	4	0	rA	rB	D					
mrmovq D(rB), rA	5	0	rA	rB	D					
OPq rA, rB	6	fn	rA	rB						
jCC Dest	7	cc	Dest							
call Dest	8	0	Dest							
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

Y86-64 decoding

```
20 10 60 20 61 37 72 84 00 00 00 00 00 00 00
20 12 20 01 70 68 00 00 00 00 00 00 00
```

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC rA, rB	2	cc	rA	rB						
irmovq V, rB	3	0	F	rB	V					
rmmovq rA, D(rB)	4	0	rA	rB	D					
mrmovq D(rB), rA	5	0	rA	rB	D					
OPq rA, rB	6	fn	rA	rB						
jCC Dest	7	cc	Dest							
call Dest	8	0	Dest							
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

Y86-64 decoding

```
20 10 60 20 61 37 72 84 00 00 00 00 00 00 00
20 12 20 01 70 68 00 00 00 00 00 00 00
```

rrmovq %rcx, %rax

- ▶ 0 as cc: always
- ▶ 1 as reg: %rcx
- ▶ 0 as reg: %rax

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC rA, rB	2	cc	rA	rB						
irmovq V, rB	3	0	F	rB	V					
rmmovq rA, D(rB)	4	0	rA	rB	D					
mrmovq D(rB), rA	5	0	rA	rB	D					
OPq rA, rB	6	fn	rA	rB						
jCC Dest	7	cc	Dest							
call Dest	8	0	Dest							
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

Y86-64 decoding

```
20 10 60 20 61 37 72 84 00 00 00 00 00 00 00
20 12 20 01 70 68 00 00 00 00 00 00 00
```

```
rrmovq %rcx, %rax
addq   %rdx, %rax
subq   %rbx, %rdi
▶ 0 as fn: add
▶ 1 as fn: sub
```

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC rA, rB	2	cc	rA	rB						
irmovq V, rB	3	0	F	rB	V					
rmmovq rA, D(rB)	4	0	rA	rB	D					
mrmovq D(rB), rA	5	0	rA	rB	D					
OPq rA, rB	6	fn	rA	rB						
jCC Dest	7	cc	Dest							
call Dest	8	0	Dest							
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

Y86-64 decoding

```
20 10 60 20 61 37 72 84 00 00 00 00 00 00 00
20 12 20 01 70 68 00 00 00 00 00 00 00
```

```
rrmovq %rcx, %rax
```

```
addq   %rdx, %rax
```

```
subq   %rbx, %rdi
```

```
jl     0x84
```

► 2 as cc: l (less than)

► hex 8400... as little endian *Dest*:
0x84

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC rA, rB	2	cc	rA	rB						
irmovq V, rB	3	0	F	rB	V					
rmmovq rA, D(rB)	4	0	rA	rB	D					
mrmovq D(rB), rA	5	0	rA	rB	D					
OPq rA, rB	6	fn	rA	rB						
jCC Dest	7	cc	Dest							
call Dest	8	0	Dest							
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

Y86-64 decoding

```
20 10 60 20 61 37 72 84 00 00 00 00 00 00 00
20 12 20 01 70 68 00 00 00 00 00 00 00
```

```
rrmovq %rcx, %rax
addq   %rdx, %rax
subq   %rbx, %rdi
jl     0x84
rrmovq %rcx, %rdx
rrmovq %rax, %rcx
jmp    0x68
```

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmouvCC rA, rB	2	cc	rA	rB						
irmovq V, rB	3	0	F	rB	V					
rmmovq rA, D(rB)	4	0	rA	rB	D					
mrmovq D(rB), rA	5	0	rA	rB	D					
OPq rA, rB	6	fn	rA	rB						
jCC Dest	7	cc	Dest							
call Dest	8	0	Dest							
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

backup slides

instruction set architecture goals

exercise: what are some goals to have when designing an *instruction set*?

Why RISC?

complex instructions were usually not faster

(even though programs with simple instructions were bigger)

complex instructions were harder to implement

compilers were replacing hand-written assembly

correct assumption: almost no one will write assembly anymore

incorrect assumption: okay to recompile frequently

some VAX instructions

MATCHC *haystackPtr, haystackLen, needlePtr, needleLen*

Find the position of the string in needle within haystack.

POLY *x, coefficientsLen, coefficientsPtr*

Evaluate the polynomial whose coefficients are pointed to by *coefficientsPtr* at the value *x*.

EDITPC *sourceLen, sourcePtr, patternLen, patternPtr*

Edit the string pointed to by *sourcePtr* using the pattern string specified by *patternPtr*.

microcode

```
MATCHC haystackPtr, haystackLen, needlePtr, needleLen  
Find the position of the string in needle within haystack.
```

loop in hardware???

typically: lookup sequence of **microinstructions** (“microcode”)

secret simpler instruction set

is CISC the winner?

well, can't get rid of x86 features
backwards compatibility matters

more application-specific instructions

but...compilers tend to use more RISC-like subset of instructions

modern x86: often convert to RISC-like “microinstructions”

sounds really expensive, but ...

lots of instruction preprocessing used in ‘fast’ CPU designs
(even for RISC ISAs)

ISAs: who does the work?

CISC-like (harder to make hardware, easier to use assembly)

choose instructions with particular assembly language in mind?
hardware designer provides operations assembly-writers wants

let the hardware worry about optimizing it?

RISC-like (easier to make hardware, harder to use assembly)

choose instructions with particular HW implementation in mind?
hardware designer exposes things it can do efficiently to
assembly-writers

building blocks for compiler to make efficient programs?

note: *general* differences — no firm RISC v. CISC line

ISAs: who does the work?

CISC-like (harder to make hardware, easier to use assembly)

choose instructions with **particular assembly language** in mind?

hardware designer provides operations assembly-writers wants

let the hardware worry about optimizing it?

RISC-like (easier to make hardware, harder to use assembly)

choose instructions with **particular HW implementation** in mind?

hardware designer exposes things it can do efficiently to
assembly-writers

building blocks for compiler to make efficient programs?

note: *general* differences — no firm RISC v. CISC line

ISAs: who does the work?

CISC-like (harder to make hardware, easier to use assembly)

choose instructions with particular assembly language in mind?
hardware designer provides **operations assembly-writers** wants

let the hardware worry about optimizing it?

RISC-like (easier to make hardware, harder to use assembly)

choose instructions with particular HW implementation in mind?
hardware designer exposes **things it can do efficiently** to
assembly-writers

building blocks for compiler to make efficient programs?

note: *general* differences — no firm RISC v. CISC line