## representing HW

## last time

RISC
efficient, simple hardware
expose what hardware can do well

## CISC

convenience of compiler/assembly programmer
Y86-64
movq $\rightarrow$ \{irmovq, rrmovq, mrmovq, rmmovq\} cmovXX one set of operand types per item

Y86-64 encoding table

## describing hardware

how do we describe hardware?
pictures?


## circuits with pictures?

yes, something you can do
such commercial tools exist, but...
not commonly used for processors

## hardware description language

programming language for hardware
(typically) text-based representation of circuit
often abstracts away details like:
how to build arithmetic operations from gates
how to build registers from transistors
how to build memories from transistors
how to build MUXes from gates
those details also not a topic in this course

## our tool: HCLRS

built for this course
assumes you're making a processor
somewhat different from textbook's HCL

## circuits: wires



## circuits: wires


binary value - actually voltage

## circuits: wires



## circuits: wire bundles



## circuits: wire bundles



## circuits: wire bundles

## 26 26

same as

same as


## circuits: wire bundles


same as


## circuits: wire bundles


same as

same as


## circuits: gates

0
O

| 1 |
| :--- |
| 0 |



## circuits: logic

## want to do calculations?

generalize gates:

12<br>|<br>"logic"<br>function $(12)=$ ??

## circuits: logic

want to do calculations?
generalize gates:
output wires contain result of function on input changes as input changes (with delay)


## circuits: logic

want to do calculations?
generalize gates:
output wires contain result of function on input changes as input changes (with delay)
need not be same width as output


## HCLRS: wire (bundles



wire foo : 5; foo = 0b11010; $O R$
wire foo : 5; foo = 26;
OR
wire foo : 5; foo = 0xla;

## HCLRS: wire (bundle)s



wire foo : 5; foo $=0 \mathrm{~b} 11010 ; \quad O R$
wire foo : 5; foo $=26 ; \quad O R$
wire $\underset{\text { name }}{\text { foo }}: 5 ;$ foo $=0 \times 1 a ;$

## HCLRS: wire (bundle)s



## HCLRS: wire (bundle)s




| wire foo $: 5 ;$ | foo $=0 \mathrm{~b} 11010 ;$ |
| :--- | :--- |
| wire foo $: 5 ;$ | foo $=26 ;$ |$\quad$| $O R$ |
| :--- | :--- |
| $O R$ |

wire foo : 5; foo = 0xla; assignment
indicates wire is connected to value

# HCLRS: gates + calcuations (1) wire a : 2; wire b : 2; wire c : 2; $c=b \& a ;$ <br> a = 0b10; <br> b = 0b11; 



## HCLRS: gates + calcuations (1)


order doesn't matter
connected or not


## HCLRS: gates + calcuations (1)

 wire a : 2; wire b : 2; wire c : 2;$c=b \& a ;$
C-like expressions supported
a $=0 \mathrm{~b} 10$;
0 b 10 \& $0 \mathrm{~b} 11=0 \mathrm{~b} 10$


## HCLRS: gates + calcuations (2)

wire a : 2; wire b : 2; wire c : 2;
$c=b+a ; / \star$ was $b \& a k /$
a $=0 \mathrm{~b} 10$;
b = 0b11;
more than bitwise operators supported
$0 \mathrm{~b} 10+0 \mathrm{~b} 11=0 \mathrm{~b} 101 \rightarrow 0 \mathrm{~b} 01$ (extra bits lost)


## example: (broken) counter circuit (1)



## example: (broken) counter circuit (1)



$$
\begin{aligned}
& \text { wire x : 3; } \\
& x=x+1 ;
\end{aligned}
$$

## example: (broken) counter circuit (1)



time 0: 000

$$
\begin{aligned}
& \text { wire x : 3; } \\
& x=x+1 ;
\end{aligned}
$$

## example: (broken) counter circuit (1)



## example: (broken) counter circuit (1)



$$
\begin{aligned}
& \text { wire } x: 3 \\
& x=x+1
\end{aligned}
$$

## example: (broken) counter circuit (2)



HCLRS: compile error
"Circular dependency detected:
$x$ depends on $x$ "

## example: (broken) counter circuit (3)


wire $x: 3 ;$
$x=x+1 ;$


## example: (broken) counter circuit (3)



$$
\begin{aligned}
& \text { wire } x: 3 \\
& x=x+1
\end{aligned}
$$


problem 1: how will "add 1" react to this value? (not zero or one) ...

## example: (broken) counter circuit (3)



$$
\begin{aligned}
& \text { wire } x: 3 \\
& x=x+1
\end{aligned}
$$



## example: (broken) counter circuit (3)



$$
\begin{aligned}
& \text { wire } x: 3 \\
& x=x+1
\end{aligned}
$$


problem 2: changes not in sync?

## example: (broken) counter circuit (4)



## circuits: state

logic performs calculations all the time never stores values!
need extra elements to store values
registers, memory

## example: counter circuit (corrected)



## example: counter circuit (corrected)



## example: counter circuit (corrected)


add register to store current count updates based on "clock signal" (not shown) avoids intermediate updates

## registers


updates every clock cycle


## example: counter circuit (real HCLRS)



## example: counter circuit (real HCLRS)


register $x Y$ \{

$$
\text { count : } 3=0 b 000
$$

\}
x_count $=Y_{\text {_count }}+0 b 001$;

## example: counter circuit (real HCLRS)



## example: counter circuit (real HCLRS)




## example: counter circuit (real HCLRS)



## example: counter circuit (real HCLRS)


count : $3=0 \mathrm{~b} 000$;
\}_count $=Y_{\text {_count }}+0 b 001$;
input wire to register

## example: counter circuit (real HCLRS)



## example: counter circuit (real HCLRS)


initial value of register
first value for output wire ( $\mathrm{Y} \_$count)

\}
x_count = Y_count + 0b001;

## example: counter circuit



```
register xY {
    count : 3 = 0b000 ;
}
    x_count = Y_count + 0b001;
```


## example: counter circuit



| time |  | X_cou |
| :--- | :---: | :---: |
| start | Y_count | X_count |
| start +1 rising edge | 000 | 001 |
| start +2 rising edges | 001 | 010 |
| start +3 rising edges | 010 | 011 |
| $\cdots$ | 011 | 100 |

## example: counter circuit



|  | X_cour | Y_count |
| :--- | :---: | :---: |
| time | 000 | X_count |
| start | 001 |  |
| start +1 rising edge | 001 | 010 |
| start +2 rising edges |  |  |
| start +3 rising edges | 010 | 011 |
|  | 011 | 100 |
|  | $\ldots$ | $\ldots$ |

## HCL circuit with registers

register xY \{
a : 4 = 1; /* <-- initial Y_a */
b : 4 = 1; /* <-- initial Y_b */
\}
$x_{-} b=x_{-} a+Y_{-} a ;$
x_a = Y_a + Y_b;
exercise: value of $\bar{Y} \_a, Y \_b$ after two rising edges of clock?
A. $Y \_a=2, Y \_b=3$
B. $Y \_a=2, Y \_b=2$
C. $Y \_a=3, Y \_b=5$
D. $Y \_a=3, Y \_b=7$
E. Y_a $=3, Y \_b=11$
F. $Y \_a=5, Y \_b=7$
G. $Y$ __a $=7, Y \_b=11$
H. none of the above

## instruction memory

address (HCL: pc) $\rightarrow \begin{aligned} & \text { Instr. } \\ & \text { Mem. }\end{aligned} \rightarrow$ data (HCL: i10bytes)


## Stat signal

how do we stop the simulated machine?
hard-wired mechanism - Stat wire
possible values:
STAT_AOK — keep going
STAT_HLT - stop, normal shtdown
STAT_INS - invalid instruction
...(and more errors)
(predefined 3-bit constants)
must be set
determines if simulator keeps going

