### Cache 2+ Cache performance 1

March 30, 2023

### last time

cache associativity

direct-mapped, E-way set associative, fully associative

replacement policies

write-through vs. write-back write-allocate vs. write-no-allocate WIGHCF12

# exercise (1)

2-way set associative, LRU, write-allocate, writeback



for each of the following accesses, performed alone, would it require (a) reading a value from memory (or next level of cache) and (b) writing a value to the memory (or next level of cache)? writing 1 byte to  $0x33 = b0011\ 0011$  (or next level of cache)? reading 1 byte from  $0x52 = b0101\ 0010$ reading 1 byte from  $0x50 = b0101\ 0000$  $2\ R$ , 1 W 1R

B=2

20-7

64

## exercise (1, solution)

2-way set associative, LRU, write-allocate, writeback

index	valid	tag	value	dirty	valid	tag	value	dirty	LRU
0	1	001100	mem[0x30] mem[0x31]	0	1	010000	<pre>mem[0x40]* mem[0x41]*</pre>	1	Θ
1	1	011000	mem[0x62] mem[0x63]	0	1	001100	mem[0x32]* mem[0x33]*	1	1

writing 1 byte to 0x33: (set 1, offset 1) no read or write

reading 1 byte from 0x52:

reading 1 byte from 0x50:

## exercise (1, solution)

2-way set associative, LRU, write-allocate, writeback

index	valid	tag	value	dirty	valid	tag	value	dirty	LRU
0	1	001100	mem[0x30] mem[0x31]	0	1	010000	<pre>mem[0x40]* mem[0x41]*</pre>	1	Θ
1	1	011000	mem[0x62] mem[0x63]	0	1	001100	mem[0x50] mem[0x51]	<del>1</del> 0	1

writing 1 byte to 0x33: (set 1, offset 1) no read or write reading 1 byte from 0x52: (set 1, offset 0) write back 0x32-0x33;

read 0x52-0x53

reading 1 byte from 0x50:

## exercise (1, solution)

2-way set associative, LRU, write-allocate, writeback

index	valid	tag	value	dirty	valid	tag	value	dirty	LRU
0	1	001100	mem[0x30] mem[0x31]	0	1	010000	<pre>mem[0x40]* mem[0x41]*</pre>	1	Θ
1	1	011000	mem[0x62] mem[0x63]	0	1	001100	mem[0x32]* mem[0x33]*	1	1


writing 1 byte to 0x33: (set 1, offset 1) no read or write

reading 1 byte from 0x52: (set 1, offset 0) write back 0x32-0x33; read 0x52-0x53

reading 1 byte from 0x50: (set 0, offset 0) replace 0x30-0x31 (no write back); read 0x50-0x51

# exercise (2)

2-way set associative, LRU, write-no-allocate, write-through



for each of the following accesses, performed alone, would it require (a) reading a value from memory and (b) writing a value to the memory?

writing 1 byte to  $0x33 = b0011\ 0011$ reading 1 byte from  $0x52 = b0101\ 0010$ reading 1 byte from  $0x50 = b0101\ 0000$ 

## exercise (2, solution)

2-way set associative, LRU, write-no-allocate, write-through

index	valid	tag	value	valid	tag	value	LRU
0	1	001100	mem[0x30] mem[0x31]	1	010000	mem[0x40] mem[0x41]	0
1	1	011000	mem[0x62] mem[0x63]	1	001100	mem[0x32] mem[0x33]	<del>1</del> 0

writing 1 byte to 0x33: (set 1, offset 1) write-through 0x33 modification

reading 1 byte from 0x52:

reading 1 byte from 0x50:

## exercise (2, solution)

2-way set associative, LRU, write-no-allocate, write-through

index	valid	tag	value	valid	tag	value	LRU
0	1	001100	mem[0x50] mem[0x51]	1	010000	mem[0x40] mem[0x41]	θ1
1	1	011000	mem[0x62] mem[0x63]	1	001100	mem[0x52] mem[0x53]	<del>1</del> 0

writing 1 byte to 0x33: (set 1, offset 1) write-through 0x33 modification

reading 1 byte from 0x52: (set 1, offset 0) replace 0x32-0x33; read 0x52-0x53

reading 1 byte from 0x50:

## exercise (2, solution)

2-way set associative, LRU, write-no-allocate, write-through


index	valid	tag	value	valid	tag	value	LRU
0	1	001100	mem[0x30] mem[0x31]	1	010000	mem[0x40] mem[0x41]	Θ
1	1	011000	mem[0x62] mem[0x63]	1	001100	mem[0x32] mem[0x33]	1

writing 1 byte to 0x33: (set 1, offset 1) write-through 0x33 modification

reading 1 byte from 0x52: (set 1, offset 0) replace 0x32-0x33; read 0x52-0x53

reading 1 byte from 0x50: (set 0, offset 0) replace 0x30-0x31; read 0x50-0x51


### fast writes



### average memory access time

### 

effective speed of memory



suppose we could increase hit rate by increasing its size, but it would increase the hit time to 3 cycles

how much do we have to increase the hit rate for this to not increase AMAT?  $3 + 30 \cdot R_{u} \leq 5$ 

## AMAT exercise (1)

90% cache hit rate

hit time is 2 cycles

30 cycle miss penalty

what is the average memory access time?

5 cycles


suppose we could increase hit rate by increasing its size, but it would increase the hit time to 3 cycles

how much do we have to increase the hit rate for this to not increase AMAT?

## AMAT exercise (1)

- 90% cache hit rate
- hit time is 2 cycles
- 30 cycle miss penalty
- what is the average memory access time?
- 5 cycles
- suppose we could increase hit rate by increasing its size, but it would increase the hit time to 3 cycles
- how much do we have to increase the hit rate for this to not increase AMAT?
- to miss rate of 2/30  $\rightarrow$  to approx 93% hit rate

### exercise: AMAT and multi-level caches



### exercise: AMAT and multi-level caches with us L2

suppose we have L1 cache with

3 cycle hit time 90% hit rate

3+ 0.1.100= 13

#### and an L2 cache with

10 cycle hit time 80% hit rate (for accesses that make this far) (assume all accesses come via this L1)

and main memory has a 100 cycle access time

assume when there's an cache miss, the next level access starts after the hit time

e.g. an access that misses in L1 and hits in L2 will take 10+3 cycles

what is the average memory access time for the L1 cache?

 $3 + 0.1 \cdot (10 + 0.2 \cdot 100) = 6$  cycles

### exercise: AMAT and multi-level caches

#### suppose we have L1 cache with

3 cycle hit time 90% hit rate

#### and an L2 cache with

10 cycle hit time 80% hit rate (for accesses that make this far) (assume all accesses come via this L1)

#### and main memory has a 100 cycle access time

assume when there's an cache miss, the next level access starts after the hit time

e.g. an access that misses in L1 and hits in L2 will take 10+3 cycles

what is the average memory access time for the L1 cache?

$$3 + 0.1 \cdot (10 + 0.2 \cdot 100) = 6$$
 cycles

L1 miss penalty is  $10 + 0.2 \cdot 100 = 30$  cycles

### cache miss types

common to categorize misses:

roughly "cause" of miss assuming cache block size fixed

<u>compulsory</u> (or <u>cold</u>) — first time accessing something adding more sets or blocks/set wouldn't change

capacity — cache was not big enough


### making any cache look bad

- 1. access enough blocks, to fill the cache
- 2. access an additional block, replacing something
- 3. access last block replaced
- 4. access last block replaced
- 5. access last block replaced

••••

but — typical real programs have locality


### cache optimizations



prefetching = guess what program will use, access in advance

average time = hit time + miss rate  $\times$  miss penalty

### cache optimizations by miss type



## cache accesses and C code (1)

```
int scaleFactor;
```

```
int scaleByFactor(int value) {
    return value * scaleFactor;
}
```

```
scaleByFactor:
movl <u>scaleFactor</u>, <u>%eax</u>
imull <u>%edi</u>, <u>%eax</u>
ret
```

exericse: what data cache accesses does this function do?

### cache accesses and C code (1)

int scaleFactor;

```
int scaleByFactor(int value) {
    return value * scaleFactor;
}
```

}

scaleByFactor: movl scaleFactor, %eax imull %edi, %eax ret

exericse: what data cache accesses does this function do? 4-byte read of scaleFactor 8-byte read of return address

### possible scaleFactor use

```
for (int i = 0; i < size; ++i) {
    array[i] = scaleByFactor(array[i]);
}</pre>
```

## misses and code (2)

```
scaleByFactor:
    movl scaleFactor, %eax
    imull %edi, %eax
    ret
```

index offset

suppose each time this is called in the loop:
 return address located at address 0x7fffffe43b8
 scaleFactor located at address 0x6bc3a0

with direct-mapped 32KB cache w/64 B blocks, what is their: return address | scaleFactor tag |

17

## misses and code (2)

```
scaleByFactor:
    movl scaleFactor, %eax
    imull %edi, %eax
    ret
```

suppose each time this is called in the loop:

return address located at address.0x7fffffe43b8 scaleFactor located at address.0x6bc3a0

with direct-mapped 32KB cache w/64 B blocks, what is their:

$\sim$		
	return address	scaleFactor
tag	0xffffffc	0xd7
index	0x10e	0x10e
offset	0x38	0x20

## misses and code (2)

```
scaleByFactor:
    movl scaleFactor, %eax
    imull %edi, %eax
    ret
```

suppose each time this is called in the loop:
 return address located at address 0x7ffffffe43b8
 scaleFactor located at address 0x6bc3a0

with direct-mapped 32KB cache w/64 B blocks, what is their: return address scaleFactor tag 0xfffffffc 0xd7 index 0x10e 0x10e offset 0x38 0x20

### conflict miss coincidences?

obviously I set that up to have the same index have to use exactly the right amount of stack space...

but gives one possible reason for conflict misses:

bad luck giving the same index for unrelated values

more direct reason: values related by power of two some examples later, probably

### C and cache misses (warmup 1)

```
int array[4];
...
int even_sum = 0, odd_sum = 0;
even_sum += array[0];
odd_sum += array[1];
even_sum += array[2];
odd_sum += array[3];
```

Assume everything but array is kept in registers (and the compiler does not do anything funny).

How many data cache misses on a 1-set direct-mapped cache with 8B blocks?

### some possiblities

											array[0]	array[1]	array[2]	array[3]											•
--	--	--	--	--	--	--	--	--	--	--	----------	----------	----------	----------	--	--	--	--	--	--	--	--	--	--	---

Q1: how do cache blocks correspond to array elements? not enough information provided!

### some possiblities

one cache block

		array[0]array[1]	array[2]array[3]		
--	--	------------------	------------------	--	--

if array[0] starts at beginning of a cache block... array split across two cache blocks

memory access	cache contents afterwards
	(empty)
read array[0] (miss)	{array[0], array[1]}
read array[1] (hit)	{array[0], array[1]}
read array[2] (miss)	{array[2], array[3]}
read array[3] (hit)	<pre>{array[2], array[3]}</pre>

### some possiblities

one cache block

if array[0] starts right in the middle of a cache block array split across three cache blocks

memory access	cache contents afterwards
	(empty)
read array[0] (miss)	{****, array[0]}
read array[1] (miss)	{array[1], array[2]}
read array[2] (hit)	{array[1], array[2]}
read array[3] (miss)	{array[3], ++++}

#### some possiblities one cache block

			**** ai	ray[0]	array[1]ar	ray[2]array[3]	++++		
--	--	--	---------	--------	------------	----------------	------	--	--

if array[0] starts at an odd place in a cache block, need to read two cache blocks to get most array elements

memory access	cache contents afterwards		
	(empty)		
read array[0] byte 0 (miss)	{ ****, array[0] byte 0 }		
read array[0] byte 1-3 (miss)	$\{ array[0] byte 1-3, array[2], array[3] byte 0 \}$		
read array[1] (hit)	$\{ array[0] byte 1-3, array[2], array[3] byte 0 \}$		
read array[2] byte 0 (hit)	$\{ array[0] byte 1-3, array[2], array[3] byte 0 \}$		
read array[2] byte 1-3 (miss)	{part of array[2], array[3], $++++$ }		
read array[3] (hit)	{part of array[2], array[3], $++++$ }		

### aside: alignment

compilers and malloc/new implementations usually try align values align = make address be multiple of something

most important reason: don't cross cache block boundaries

## C and cache misses (warmup 2)

```
int array[4];
int even_sum = 0, odd_sum = 0;
even_sum += array[0];
even_sum += array[2];
odd_sum += array[1];
odd_sum += array[3];
```

Assume everything but array is kept in registers (and the compiler does not do anything funny).

Assume array[0] at beginning of cache block.

How many data cache misses on a 1-set direct-mapped cache with 8B blocks?

#### one cache block

····	array[0] array[1] array[2] array[3]
------	-------------------------------------


memory access	cache contents afterwards
	(empty)
read array[0] (miss)	{array[0], array[1]}
read array[2] (miss)	{array[2], array[3]}
read array[1] (miss)	{array[0], array[1]}
read array[3] (miss)	<pre>{array[2], array[3]}</pre>

# C and cache misses (warmup 3)

```
int array[8];
...
int even_sum = 0, odd_sum = 0;
even_sum += array[0];
odd_sum += array[1];
even_sum += array[2];
odd_sum += array[2];
odd_sum += array[3];
even_sum += array[4];
odd_sum += array[5];
even_sum += array[6];
odd_sum += array[7];
```

Assume everything but array is kept in registers (and the compiler does not do anything funny), and array[0] at beginning of cache block.

How many data cache misses on a 2-set direct-mapped cache with 8B blocks?



	one cache block (index 1)	one cache block (index 0)	one cache block (index 1)	one cache block (index 0)	
		array[0]array[1]	array[2]array[3]	array[4]array[5]	arra <u>:</u> …

one cache block (index 1)	one cache block (index 0)	one cache block (index 1)		one cache block (index 0)					
	array[0]array[1]	array[2]	array[3]	array[4]	array[5]	arra <sub>!</sub>			
memory access	nemory access set 0 afterwards				set 1 afterwards				
—	(empty)		(empt	(empty)					
read array[0] (miss)	{array[0],arra	y[1]}	(empt	(empty)					
read array[1] (hit)	{array[0],arra	y[1]}	(empt	(empty)					
read array[2] (miss)	{array[0],arra	y[1]}	{arra	{array[2],array[3]}					
read array[3] (hit)	{array[0],arra	y[1]}	{array[2], array[3]}						
read array[4] (miss)	{array[4],arra	y[5]}	{arra	{array[2], array[3]}					
read array[5] (hit)	{array[4],arra	y[5]}	{arra	{array[2], array[3]}					
read array[6] (miss)	{array[4],arra	y[5]}	{arra	{array[6], array[7]}					
read array[7] (hit)	{array[4],arra	y[5]}	{array[6], array[7]}						

one cache block one cache bloc							
memory adeess	set u atterwards	set 1 atterwards					
—	(empty)	(empty)					
read array[0] (miss)	{array[0],array[1]}	(empty)					
read array[1] (hit)	{array[0], array[1]}	(empty)					
read array[2] (miss)	{array[0], array[1]}	{array[2], array[3]}					
read array[3] (hit)	{array[0], array[1]}	{array[2],array[3]}					
read array[4] (miss)	{array[4],array[5]}	{array[2], array[3]}					
read array[5] (hit)	{array[4],array[5]}	{array[2], array[3]}					
read array[6] (miss)	{array[4],array[5]}	{array[6],array[7]}					
read array[7] (hit)	{array[4],array[5]}	{array[6], array[7]}					

one cache block one cache bloc								
memory actess	set o atterwards	set 1 alterwards						
	(empty)	(empty)						
read array[0] (miss)	{array[0], array[1]}	(empty)						
read array[1] (hit)	{array[0], array[1]}	(empty)						
read array[2] (miss)	{array[0], array[1]}	{array[2],array[3]}						
	{array[0], array[1]}							
read array[4] (miss)	{array[4],array[5]}	{array[2],array[3]}						
read array[5] (hit)	{array[4],array[5]}	{array[2],array[3]}						
read array[6] (miss)	{array[4],array[5]}	{array[6],array[7]}						
	{array[4],array[5]}							

	he block ex 1)	one cache block one cac (index 0) (ind		he block ex 1)				
	a	array[0]	array[1]	array[2]	array[3	]array[4]	array[5]	arra <u>:</u> …
memory access	s	set 0 afterwards				fterwards		
—	(	(empty)				(empty)		
read array[0] (mi	iss) {	{array[0], array[1]}			(emp	(empty)		
read array[1] (hi	t) {	{array[0], array[1]}			(emp	(empty)		
read array[2] (mi	iss) {	[array[(	9],arra	y[1]}	{arra			
	t) {		0],arra		{array[2], array[3]}			
read array[4] (mi	iss) {	[array[4	4],arra	y[5]}	{arra	{array[2], array[3]}		
read array[5] (hit	t) {	{array[4], array[5]}			{array[2],array[3]}			
read array[6] (mi	iss) {	[array[4	4],arra	y[5]}	{arra			
	t) {		4],arra					

one cache block (index 1)		he block ex 0)		he block ex 1)	one cache block (index 0)			
	array[0]	array[1]	array[2]	array[3]	array[4]	array[5]	arra <u>:</u> …	
memory access	set 0 after	wards	-	set 1 a	fterwards			
—	(empty)			(empty)				
read array[0] (miss)	<pre>{array[0], array[1]}</pre>			(empty)				
	<pre>{array[0], array[1]}</pre>			(empty)				
read array[2] (miss)	{array[	0],arra		<pre>{array[2], array[3]}</pre>				
read array[3] (hit)	{array[	0],arra	<pre>rray[1]} {array[2], array[3]}</pre>					
read array[4] (miss)	{array[	4],arra		{array[2], array[3]}				
		4],arra		{arra				
read array[6] (miss)	{array[	4],arra		<mark>{arra</mark>	y[6],ar	ray[7]}		
read array[7] (hit)	{array[	4],arra		{arra	y[6],ar	ray[7]}		

# C and cache misses (warmup 4)

```
int array[8];
...
int even_sum = 0, odd_sum = 0;
even_sum += array[0];
even_sum += array[2];
even_sum += array[4];
even_sum += array[4];
odd_sum += array[6];
odd_sum += array[3];
odd_sum += array[5];
odd_sum += array[7];
```

Assume everything but array is kept in registers (and the compiler does not do anything funny).

How many data cache misses on a 2-set direct-mapped cache with 8B blocks?

one cache block (index 1)	one cache block one cache block (index 1) (index 0)		one cache block (index 1)		one cache block (index 0)		_	
	array[0]	array[1]	array[2]	array[3]	]array[4]	array[5]	arra <sub>'</sub>	
memory access	memory access set 0 afterwards				fterwards			
_	(empty)			(empt	(empty)			
read array[0] (miss)	{array[0], array[1]}			(empt	(empty)			
read array[2] (miss)	{array[	0],arra	y[1]}	{arra	{array[2], array[3]}			
read array[4] (miss)	{array[	4],arra	y[5]}	{array[2], array[3]}				
read array[6] (miss)	{array[	4],arra	y[5]}	{arra	{array[6], array[7]}			
read array[1] (miss)	{array[	0],arra	y[1]}	} {array[6], array[7]}				
read array[3] (miss)	{array[0], array[1]			{array[2], array[3]}				
read array[5] (miss)	{array[	4],arra	y[5]}	{arra	y[2],ar	ray[3]}		
read array[7] (miss)	{array[	4],arra	y[5]}	{arra	ıy[6],ar	ray[7]}		

one cache block (index 1)	one cache block c (index 0)			one cache block (index 1)		one cache block (index 0)	
	array[0]	array[1]	array[2]	array[3]	array[4]	array[5]	arra <u>:</u> …
memory access	set 0 after	wards		set 1 afterwards			
_	(empty)			(empt	(empty)		
read array[0] (miss)	{array[0], array[1]}			(empt	(empty)		
read array[2] (miss)	{array[0],array[1]}			{arra	<pre>{array[2], array[3]}</pre>		
read array[4] (miss)	{array[	4],arra	y[5]}	{arra	{array[2], array[3]}		
read array[6] (miss)	{array[	4],arra	y[5]}	{arra	{array[6], array[7]}		
read array[1] (miss)	{array[	0], arra	y[1]}	{array[6], array[7]}			
read array[3] (miss)	{array[0], array[1]}			{arra	{array[2],array[3]}		
read array[5] (miss)	{array[	<pre>{array[4], array[5]}</pre>			{array[2], array[3]}		
read array[7] (miss)	{array[	4],arra	y[5]}	{arra			

one cache block (index 1)	one cache block (index 0)		one cache block one cache block (index 0) (index 1)		one cache block (index 0)			
	array[0]	array[1]	array[2]	array[3	]array[4]	array[5]	arra <u>'</u> ••	
memory access	set 0 after	wards	-	set 1 a	fterwards			
—	(empty)			(emp	ty)			
read array[0] (miss)	{array[	0],arra		(empty)				
read array[2] (miss)	{array[	0],arra	<pre>rray[1]} {array[2], array[3]}</pre>					
read array[4] (miss)	d array[4] (miss) {array[4], array[5]} {array[2], array[				ray[3]}			
read array[6] (miss)	{array[	4],arra		{arra	ay[6],ar	ray[7]}		
<pre>read array[1] (miss)</pre>	{array[	0],arra		{arra	ay[6],ar	ray[7]}		
read array[3] (miss)	<pre>{array[0], array[1]}</pre>			<pre>rray[3] (miss) {array[0], array[1]} {array[2], array[3]}</pre>				
read array[5] (miss)	{array[	4],arra		{arra	ay[2],ar	ray[3]}		
read array[7] (miss)	{array[	4],arra		{arra	ay[6],ar	ray[7]}		

# arrays and cache misses (1)

```
int array[1024]; // 4KB array
int even_sum = 0, odd_sum = 0;
for (int i = 0; i < 1024; i += 2) {
    even_sum += array[i + 0];
    odd_sum += array[i + 1];
}</pre>
```

Assume everything but array is kept in registers (and the compiler does not do anything funny).

How many *data cache misses* on a 2KB direct-mapped cache with 16B cache blocks?

# arrays and cache misses (2)

int array[1024]; // 4KB array
int even\_sum = 0, odd\_sum = 0;
for (int i = 0; i < 1024; i += 2)
 even\_sum += array[i + 0];
for (int i = 0; i < 1024; i += 2)
 odd\_sum += array[i + 1];</pre>

Assume everything but array is kept in registers (and the compiler does not do anything funny).

How many *data cache misses* on a 2KB direct-mapped cache with 16B cache blocks? Would a set-associtiave cache be better?

# misses with skipping

```
int array1[512]; int array2[512];
...
for (int i = 0; i < 512; i += 1)
    sum += array1[i] * array2[i];
}
```

Assume everything but array1, array2 is kept in registers (and the compiler does not do anything funny).

About how many *data cache misses* on a 2KB direct-mapped cache with 16B cache blocks? Hint: depends on relative placement of array1, array2

# best/worst case

array1[i] and array2[i] always different sets:

= distance from array1 to array2 not multiple of # sets  $\times$  bytes/set 2 misses every 4 i

blocks of 4 array1[X] values loaded, then used 4 times before loading next block

(and same for array2[X])

array1[i] and array2[i] same sets:

= distance from array1 to array2 is multiple of # sets  $\times$  bytes/set 2 misses every i

block of 4 array1[X] values loaded, one value used from it,

then, block of 4 array2[X] values replaces it, one value used from it, ...

#### worst case in practice?

two rows of matrix?

often sizeof(row) bytes apart

if the row size is multiple of number of sets  $\times$  bytes per block, <code>oops!</code>

### approximate miss analysis

very tedious to precisely count cache misses even more tedious when we take advanced cache optimizations into account

instead, approximations:

good or bad temporal/spatial locality good temporal locality: value stays in cache good spatial locality: use all parts of cache block

with nested loops: what does inner loop use? intuition: values used in inner loop loaded into cache once (that is, once each time the inner loop is run) ...if they can all fit in the cache

### approximate miss analysis

very tedious to precisely count cache misses even more tedious when we take advanced cache optimizations into account

instead, approximations:

good or bad temporal/spatial locality

good temporal locality: value stays in cache good spatial locality: use all parts of cache block

with nested loops: what does inner loop use? intuition: values used in inner loop loaded into cache once (that is, once each time the inner loop is run) ...if they can all fit in the cache

# locality exercise (1)

exercise: which has better temporal locality in A? in B? in C? how about spatial locality?

# exercise: miss estimating (1)

Assume: 4 array elements per block, N very large, nothing in cache at beginning.

Example: N/4 estimated misses for A accesses: A[i] should always be hit on all but first iteration of inner-most loop. first iter: A[i] should be hit about 3/4s of the time (same block as A[i-1] that often)

Exericse: estimate # of misses for B, C

#### a note on matrix storage

 $A - N \times N \text{ matrix}$ 

represent as array

makes dynamic sizes easier:

```
float A_2d_array[N][N];
float *A_flat = malloc(N * N);
```

A\_flat[i \* N + j] === A\_2d\_array[i][j]

# convertion re: rows/columns

going to call the first index rows

 $A_{i,j}$  is A row i, column j

rows are stored together

this is an arbitrary choice

array[0*5 + 0]	array[0*5 + 1]	array[0*5 + 2]	array[0*5 + 3]	array[0*5 + 4]
array[1*5 + 0]	array[1*5 + 1]	array[1*5 + 2]	array[1*5 + 3]	array[1*5 + 4]
array[2*5 + 0]	array[2*5 + 1]	array[2*5 + 2]	array[2*5 + 3]	array[2*5 + 4]
array[3*5 + 0]	array[3*5 + 1]	array[3*5 + 2]	array[3*5 + 3]	array[3*5 + 4]
array[4*5 + 0]	array[4*5 + 1]	array[4*5 + 2]	array[4*5 + 3]	array[4*5 + 4]

array[0*5 + 0]	array[0*5 + 1]	array[0*5 + 2]	array[0*5 + 3]	array[0*5 + 4]
array[1*5 + 0]	array[1*5 + 1]	array[1*5 + 2]	array[1*5 + 3]	array[1*5 + 4]
array[2*5 + 0]	array[2*5 + 1]	array[2*5 + 2]	array[2*5 + 3]	array[2*5 + 4]
array[3*5 + 0]	array[3*5 + 1]	array[3*5 + 2]	array[3*5 + 3]	array[3*5 + 4]
array[4*5 + 0]	array[4*5 + 1]	array[4*5 + 2]	array[4*5 + 3]	array[4*5 + 4]

if array starts on cache block first cache block = first elements all together in one row!

array[0*5 + 0]	array[0*5 + 1]	array[0*5 + 2]	array[0*5 + 3]	array[0*5 + 4]
array[1*5+0]	array[1*5 + 1]	array[1*5 + 2]	array[1*5 + 3]	array[1*5 + 4]
array[2*5 + 0]	array[2*5 + 1]	array[2*5 + 2]	array[2*5 + 3]	array[2*5 + 4]
array[3*5 + 0]	array[3*5 + 1]	array[3*5 + 2]	array[3*5 + 3]	array[3*5 + 4]
array[4*5 + 0]	array[4*5 + 1]	array[4*5 + 2]	array[4*5 + 3]	array[4*5 + 4]

second cache block: 1 from row 0 3 from row 1

array[0*5 + 0]	array[0*5 + 1]	array[0*5 + 2]	array[0*5 + 3]	array[0*5 + 4]
array[1*5 + 0]	array[1*5 + 1]	array[1*5 + 2]	array[1*5 + 3]	array[1*5 + 4]
array[2*5 + 0]	array[2*5 + 1]	array[2*5 + 2]	array[2*5 + 3]	array[2*5 + 4]
array[3*5 + 0]	array[3*5 + 1]	array[3*5 + 2]	array[3*5 + 3]	array[3*5 + 4]
array[4*5 + 0]	array[4*5 + 1]	array[4*5 + 2]	array[4*5 + 3]	array[4*5 + 4]

array[0*5 + 0]	array[0*5 + 1]	array[0*5 + 2]	array[0*5 + 3]	array[0*5 + 4]
array[1*5 + 0]	array[1*5 + 1]	array[1*5 + 2]	array[1*5 + 3]	array[1*5 + 4]
array[2*5 + 0]	array[2*5 + 1]	array[2*5 + 2]	array[2*5 + 3]	array[2*5 + 4]
array[3*5 + 0]	array[3*5 + 1]	array[3*5 + 2]	array[3*5 + 3]	array[3*5 + 4]
array[4*5 + 0]	array[4*5 + 1]	array[4*5 + 2]	array[4*5 + 3]	array[4*5 + 4]

generally: cache blocks contain data from 1 or 2 rows  $\rightarrow$  better performance from reusing rows

$$C_{ij} = \sum_{k=1}^{n} A_{ik} \times B_{kj}$$

$$C_{ij} = \sum_{k=1}^{n} A_{ik} \times B_{kj}$$

# loop orders and locality

loop body:  $C_{ij} + = A_{ik}B_{kj}$ 

kij order:  $C_{ij}$ ,  $B_{kj}$  have spatial locality

kij order:  $A_{ik}$  has temporal locality

... better than ...

ijk order:  $A_{ik}$  has spatial locality

ijk order:  $C_{ij}$  has temporal locality

# loop orders and locality

loop body:  $C_{ij} + = A_{ik}B_{kj}$ 

kij order:  $C_{ij}$ ,  $B_{kj}$  have spatial locality

kij order:  $A_{ik}$  has temporal locality

... better than ...

ijk order:  $A_{ik}$  has spatial locality

ijk order:  $C_{ij}$  has temporal locality

$$C_{ij} = \sum_{k=1}^{n} A_{ik} \times B_{kj}$$


$$C_{ij} = \sum_{k=1}^{n} A_{ik} \times B_{kj}$$


$$C_{ij} = \sum_{k=1}^{n} A_{ik} \times B_{kj}$$


#### which is better?


$$C_{ij} = \sum_{k=1}^{n} A_{ik} \times B_{kj}$$


exercise: Which version has better spatial/temporal locality for... ...accesses to C? ...accesses to A? ...accesses to B?




























## matrix multiply

$$C_{ij} = \sum_{k=1}^{n} A_{ik} \times B_{kj}$$


# performance (with A=B)



## alternate view 1: cycles/instruction



### alternate view 2: cycles/operation



### counting misses: version 1

if N really large assumption: can't get close to storing N values in cache at once

for A: about  $N \div \text{block}$  size misses per k-loop total misses:  $N^3 \div \text{block}$  size

- for B: about N misses per k-loop total misses:  $N^3$
- for C: about  $1 \div \text{block}$  size miss per k-loop total misses:  $N^2 \div \text{block}$  size

### counting misses: version 2

- for A: about 1 misses per j-loop total misses:  $N^2$
- for B: about  $N \div \text{block}$  size miss per j-loop total misses:  $N^3 \div \text{block}$  size
- for C: about  $N \div \text{block size miss per j-loop}$ total misses:  $N^3 \div \text{block size}$


## exercise: miss estimating (2)

assuming: 4 elements per block


assuming: cache not close to big enough to hold 1K elements

estimate: approximately how many misses for A, B?


# L1 misses (with A=B)



# L1 miss detail (1)



# L1 miss detail (2)



#### addresses

B[k\*114+j] is at 10 0000 0000 0100 B[k\*114+j+1] is at 10 0000 0000 1000 B[(k+1)\*114+j] is at 10 0011 1001 0100 B[(k+2)\*114+j] is at 10 0101 0101 1100 ... B[(k+9)\*114+j] is at 11 0000 0000 1100

#### addresses

 B[k\*114+j]
 is at 10 0000 0000 0100

 B[k\*114+j+1]
 is at 10 0000 0000 1000

 B[(k+1)\*114+j]
 is at 10 0011 1001 0100

 B[(k+2)\*114+j]
 is at 10 0101 0101 1100

 ...
 B[(k+9)\*114+j]

test system L1 cache: 6 index bits, 6 block offset bits

## conflict misses

powers of two — lower order bits unchanged
B[k\*93+j] and B[(k+11)\*93+j]:
 1023 elements apart (4092 bytes; 63.9 cache blocks)

64 sets in L1 cache: usually maps to same set

B[k\*93+(j+1)] will not be cached (next *i* loop)

even if in same block as B[k\*93+j]

how to fix? improve spatial locality (maybe even if it requires copying)

# locality exercise (2)

exercise: which has better temporal locality in A? in B? in C? how about spatial locality?

### a transformation

split the loop over k — should be exactly the same (assuming even N)

### a transformation

split the loop over k — should be exactly the same (assuming even N)

## simple blocking

now reorder split loop — same calculations

## simple blocking

now reorder split loop — same calculations

now handle  $B_{ij}$  for k+1 right after  $B_{ij}$  for k

(previously:  $B_{i,j+1}$  for k right after  $B_{ij}$  for k)

## simple blocking


now reorder split loop — same calculations

now handle  $B_{ij}$  for k+1 right after  $B_{ij}$  for k

(previously:  $B_{i,j+1}$  for k right after  $B_{ij}$  for k)

```
for (int kk = 0; kk < N; kk += 2) {
  for (int i = 0; i < N; ++i) {
    for (int j = 0; j < N; ++j) {
        /* process a "block" of 2 k values: */
        C[i*N+j] += A[i*N+kk+0] * B[(kk+0)*N+j];
        C[i*N+j] += A[i*N+kk+1] * B[(kk+1)*N+j];
    }
}</pre>
```

Temporal locality in  $C_{ij}$ s



More spatial locality in  $A_{ik}$ 

```
for (int kk = 0; kk < N; kk += 2) {
  for (int i = 0; i < N; ++i) {
    for (int j = 0; j < N; ++j) {
        /* process a "block" of 2 k values: */
        C[i*N+j] += A[i*N+kk+0] * B[(kk+0)*N+j];
        C[i*N+j] += A[i*N+kk+1] * B[(kk+1)*N+j];
     }
}</pre>
```

Still have good spatial locality in  $B_{kj}$ ,  $C_{ij}$ 

## counting misses for A (1)

access pattern for A: A[0\*N+0], A[0\*N+1], A[0\*N+0], A[0\*N+1] ...(repeats N times) A[1\*N+0], A[1\*N+1], A[1\*N+0], A[1\*N+1] ...(repeats N times)

...

## counting misses for A (1)

```
for (int kk = 0; kk < N; kk += 2)
for (int i = 0; i < N; i += 1)
for (int j = 0; j < N; ++j) {
    C[i*N+j] += A[i*N+kk+0] * B[(kk+0)*N+j];
    C[i*N+j] += A[i*N+kk+1] * B[(kk+1)*N+j];
}</pre>
```

access pattern for A: A[0\*N+0], A[0\*N+1], A[0\*N+0], A[0\*N+1] ...(repeats N times) A[1\*N+0], A[1\*N+1], A[1\*N+0], A[1\*N+1] ...(repeats N times)

... A[(N-1)\*N+0], A[(N-1)\*N+1], A[(N-1)\*N+0], A[(N-1)\*N+1] ... A[0\*N+2], A[0\*N+3], A[0\*N+2], A[0\*N+3] ...

•••

```
for (int kk = 0; kk < N; kk += 2)
for (int i = 0; i < N; i += 1)
for (int j = 0; j < N; ++j) {
    C[i*N+j] += A[i*N+kk+0] * B[(kk+0)*N+j];
    C[i*N+j] += A[i*N+kk+1] * B[(kk+1)*N+j];
}</pre>
```

access pattern for A: A[0\*N+0], A[0\*N+1], A[0\*N+0], A[0\*N+1] ...(repeats N times) A[1\*N+0], A[1\*N+1], A[1\*N+0], A[1\*N+1] ...(repeats N times)

... A[(N-1)\*N+0], A[(N-1)\*N+1], A[(N-1)\*N+0], A[(N-1)\*N+1] ... A[0\*N+2], A[0\*N+3], A[0\*N+2], A[0\*N+3] ...

•••

A[0\*N+0], A[0\*N+1], A[0\*N+0], A[0\*N+1] ...(repeats N times) A[1\*N+0], A[1\*N+1], A[1\*N+0], A[1\*N+1] ...(repeats N times)

...

...

 $\begin{array}{l} A[0^*N+0], \ A[0^*N+1], \ A[0^*N+0], \ A[0^*N+1] \ ... (repeats \ N \ times) \\ A[1^*N+0], \ A[1^*N+1], \ A[1^*N+0], \ A[1^*N+1] \ ... (repeats \ N \ times) \end{array}$ 

A[(N-1)\*N+0], A[(N-1)\*N+1], A[(N-1)\*N+0], A[(N-1)\*N+1] … A[0\*N+2], A[0\*N+3], A[0\*N+2], A[0\*N+3] …

... . .

...

likely cache misses: only first iterations of j loop

how many cache misses per iteration? usually one A[0\*N+0] and A[0\*N+1] usually in same cache block

 $\begin{array}{l} A[0^*N+0], \ A[0^*N+1], \ A[0^*N+0], \ A[0^*N+1] \ ... (repeats \ N \ times) \\ A[1^*N+0], \ A[1^*N+1], \ A[1^*N+0], \ A[1^*N+1] \ ... (repeats \ N \ times) \end{array}$ 

A[(N-1)\*N+0], A[(N-1)\*N+1], A[(N-1)\*N+0], A[(N-1)\*N+1] … A[0\*N+2], A[0\*N+3], A[0\*N+2], A[0\*N+3] …

•••

likely cache misses: only first iterations of  $\boldsymbol{j}$  loop

how many cache misses per iteration? usually one A[0\*N+0] and A[0\*N+1] usually in same cache block

about  $\frac{N}{2} \cdot N$  misses total

...

```
for (int kk = 0; kk < N; kk += 2)
for (int i = 0; i < N; i += 1)
for (int j = 0; j < N; ++j) {
    C[i*N+j] += A[i*N+kk+0] * B[(kk+0)*N+j];
    C[i*N+j] += A[i*N+kk+1] * B[(kk+1)*N+j];
}</pre>
```

access pattern for B: B[0\*N+0], B[1\*N+0], ...B[0\*N+(N-1)], B[1\*N+(N-1)] B[2\*N+0], B[3\*N+0], ...B[2\*N+(N-1)], B[3\*N+(N-1)] B[4\*N+0], B[5\*N+0], ...B[4\*N+(N-1)], B[5\*N+(N-1)] ...

B[0\*N+0], B[1\*N+0], ...B[0\*N+(N-1)], B[1\*N+(N-1)]

68

access pattern for B: B[0\*N+0], B[1\*N+0], ...B[0\*N+(N-1)], B[1\*N+(N-1)] B[2\*N+0], B[3\*N+0], ...B[2\*N+(N-1)], B[3\*N+(N-1)] B[4\*N+0], B[5\*N+0], ...B[4\*N+(N-1)], B[5\*N+(N-1)] B[4\*N+0], B[5\*N+0], ...B[4\*N+(N-1)], B[5\*N+(N-1)] B[5\*N+(N-1)]

 $\mathsf{B}[0^*\mathsf{N}{+}0], \; \mathsf{B}[1^*\mathsf{N}{+}0], \; ... \\ \mathsf{B}[0^*\mathsf{N}{+}(\mathsf{N}{-}1)], \; \mathsf{B}[1^*\mathsf{N}{+}(\mathsf{N}{-}1)]$ 

•••

access pattern for B: B[0\*N+0], B[1\*N+0], ...B[0\*N+(N-1)], B[1\*N+(N-1)] B[2\*N+0], B[3\*N+0], ...B[2\*N+(N-1)], B[3\*N+(N-1)] B[4\*N+0], B[5\*N+0], ...B[4\*N+(N-1)], B[5\*N+(N-1)]

 $\mathsf{B}[0^*\mathsf{N}{+}0], \; \mathsf{B}[1^*\mathsf{N}{+}0], \; ... \\ \mathsf{B}[0^*\mathsf{N}{+}(\mathsf{N}{-}1)], \; \mathsf{B}[1^*\mathsf{N}{+}(\mathsf{N}{-}1)]$ 

•••

likely cache misses: any access, each time

access pattern for B: B[0\*N+0], B[1\*N+0], ...B[0\*N+(N-1)], B[1\*N+(N-1)] B[2\*N+0], B[3\*N+0], ...B[2\*N+(N-1)], B[3\*N+(N-1)] B[4\*N+0], B[5\*N+0], ...B[4\*N+(N-1)], B[5\*N+(N-1)]

```
\mathsf{B}[0^*\mathsf{N}{+}0], \; \mathsf{B}[1^*\mathsf{N}{+}0], \; ... \\ \mathsf{B}[0^*\mathsf{N}{+}(\mathsf{N}{-}1)], \; \mathsf{B}[1^*\mathsf{N}{+}(\mathsf{N}{-}1)]
```

•••

likely cache misses: any access, each time

how many cache misses per iteration? equal to # cache blocks in 2 rows

access pattern for B: B[0\*N+0], B[1\*N+0], ...B[0\*N+(N-1)], B[1\*N+(N-1)] B[2\*N+0], B[3\*N+0], ...B[2\*N+(N-1)], B[3\*N+(N-1)] B[4\*N+0], B[5\*N+0], ...B[4\*N+(N-1)], B[5\*N+(N-1)] ... B[0\*N+0], B[1\*N+0], ...B[0\*N+(N-1)], B[1\*N+(N-1)]

how many cache misses per iteration? equal to # cache blocks in 2 rows

about 
$$\frac{N}{2} \cdot N \cdot \frac{2N}{\text{block size}} = N^3 \div \text{block size misses}$$

#### simple blocking – counting misses


for (int kk = 0; kk < N; kk += 2)  
for (int i = 0; i < N; i += 1)  
for (int j = 0; j < N; ++j) {  

$$C[i*N+j] += A[i*N+kk+0] * B[(kk+0)*N+j];$$
  
 $C[i*N+j] += A[i*N+kk+1] * B[(kk+1)*N+j];$   
}  
 $\frac{N}{2} \cdot N$  j-loop executions and (assuming N large):  
about 1 misses from A per j-loop  
 $N^2/2$  total misses (before blocking:  $N^2$ )  
about  $2N \div$  block size misses from B per j-loop  
 $N^3 \div$  block size total misses (same as before blocking)  
about  $N \div$  block size misses from C per j-loop  
 $N^3 \div$  (2 · block size) total misses (before:  $N^3 \div$  block size)

#### simple blocking – counting misses

```
for (int kk = 0; kk < N; kk += 2)
  for (int i = 0; i < N; i += 1)
     for (int j = 0; j < N; ++j) {</pre>
       C[i*N+i] += A[i*N+kk+0] * B[(kk+0)*N+j];
       C[i*N+i] += A[i*N+kk+1] * B[(kk+1)*N+i];
     }
\frac{N}{2} \cdot N j-loop executions and (assuming N large):
about 1 misses from A per j-loop
     N^2/2 total misses (before blocking: N^2)
about 2N \div block size misses from B per j-loop
     N^3 \div block size total misses (same as before blocking)
about N \div \text{block} size misses from C per j-loop
     N^3 \div (2 \cdot \text{block size}) total misses (before: N^3 \div \text{block size})
```

#### improvement in read misses



# simple blocking (2)

```
same thing for i in addition to k?
```

```
for (int kk = 0; kk < N; kk += 2) {
  for (int ii = 0; ii < N; ii += 2) {
    for (int j = 0; j < N; ++j) {
        /* process a "block": */
        for (int k = kk; k < kk + 2; ++k)
        for (int i = 0; i < ii + 2; ++i)
            C[i*N+j] += A[i*N+k] * B[k*N+j];
    }
}</pre>
```

# simple blocking — locality

for (int k = 0; k < N; k += 2) {  
for (int i = 0; i < N; i += 2) {  
 /\* load a block around Aik \*/  
 for (int j = 0; j < N; ++j) {  
 /\* process a "block": \*/  

$$C_{i+0,j}$$
 +=  $A_{i+0,k+0}$  \*  $B_{k+0,j}$   
 $C_{i+0,j}$  +=  $A_{i+0,k+1}$  \*  $B_{k+1,j}$   
 $C_{i+1,j}$  +=  $A_{i+1,k+0}$  \*  $B_{k+0,j}$   
 $C_{i+1,j}$  +=  $A_{i+1,k+1}$  \*  $B_{k+1,j}$   
 }  
 }  
}

# simple blocking — locality

for (int k = 0; k < N; k += 2) {
 for (int i = 0; i < N; i += 2) {
 for (int j = 0; j < N; i += 2) {
 /\* load a block around Aik \*/
 for (int j = 0; j < N; ++j) {
 /\* process a "block": \*/
 
$$C_{i+0,j}$$
 +=  $A_{i+0,k+0}$  \*  $B_{k+0,j}$ 
 $C_{i+0,j}$  +=  $A_{i+0,k+1}$  \*  $B_{k+1,j}$ 
 $C_{i+1,j}$  +=  $A_{i+1,k+0}$  \*  $B_{k+0,j}$ 
 $C_{i+1,j}$  +=  $A_{i+1,k+1}$  \*  $B_{k+1,j}$ 
 }
 }
}

now: more temporal locality in Bpreviously: access  $B_{kj}$ , then don't use it again for a long time

### simple blocking — counting misses for A

for (int k = 0; k < N; k += 2)  
for (int i = 0; i < N; i += 2)  
for (int j = 0; j < N; ++j) {  

$$C_{i+0,j} = A_{i+0,k+0} + B_{k+0,j}$$
  
 $C_{i+1,j} = A_{i+1,k+0} + B_{k+1,j}$   
 $C_{i+1,j} = A_{i+1,k+1} + B_{k+1,j}$   
}  
 $\frac{N}{2} \cdot \frac{N}{2}$  iterations of j loop

likely 2 misses per loop with A (2 cache blocks) total misses:  $\frac{N^2}{2}$  (same as only blocking in K)

### simple blocking — counting misses for B

for (int k = 0; k < N; k += 2)  
for (int i = 0; i < N; i += 2)  
for (int j = 0; j < N; ++j) {  

$$C_{i+0,j} = A_{i+0,k+0} * B_{k+0,j}$$
  
 $C_{i+1,j} = A_{i+1,k+0} * B_{k+1,j}$   
 $C_{i+1,j} = A_{i+1,k+1} * B_{k+1,j}$   
}  
 $\frac{N}{2} \cdot \frac{N}{2}$  iterations of j loop  
likely 2  $\doteq$  block size misses per iteration of

kely 2 : block size misses per iteration with B total misses:  $\frac{N^3}{2 \cdot \text{block size}}$  (before:  $\frac{N^3}{\text{block size}}$ )

# simple blocking — counting misses for ${\bf C}$

for (int k = 0; k < N; k += 2)  
for (int i = 0; i < N; i += 2)  
for (int j = 0; j < N; ++j) {  

$$C_{i+0,j} = A_{i+0,k+0} + B_{k+0,j}$$
  
 $C_{i+1,j} = A_{i+1,k+0} + B_{k+1,j}$   
 $C_{i+1,j} = A_{i+1,k+1} + B_{k+1,j}$   
}  
 $\frac{N}{2} \cdot \frac{N}{2}$  iterations of j loop  
likely  $\frac{2}{\text{block size}}$  misses per iteration with C  
total misses:  $\frac{N^3}{2 \cdot \text{block size}}$  (same as blocking only in K)

# simple blocking — counting misses (total)

for (int k = 0; k < N; k += 2)  
for (int i = 0; i < N; i += 2)  
for (int j = 0; j < N; ++j) {  


$$C_{i+0,j} = A_{i+0,k+1} * B_{k+1,j}$$
  
 $C_{i+1,j} = A_{i+1,k+0} * B_{k+1,j}$   
 $C_{i+1,j} = A_{i+1,k+1} * B_{k+1,j}$   
}  
before:  
A:  $\frac{N^2}{2}$ ; B:  $\frac{N^3}{1 \cdot \text{block size}}$ ; C  $\frac{N^3}{1 \cdot \text{block size}}$ 

A: 
$$\frac{N^2}{2}$$
; B:  $\frac{N^3}{2 \cdot \text{block size}}$ ; C  $\frac{N^3}{2 \cdot \text{block size}}$ 


aftar

# generalizing: divide and conquer


```
partial_matrixmultiply(float *A, float *B, float *C
                int startI, int endI, ...) {
  for (int i = startI; i < endI; ++i) {</pre>
    for (int i = startJ; i < endJ; ++i) {</pre>
      for (int k = startK; k < endK; ++k) {</pre>
         . . .
}
matrix_multiply(float *A, float *B, float *C, int N) {
  for (int ii = 0; ii < N; ii += BLOCK_I)</pre>
    for (int ij = 0; jj < N; jj += BLOCK_J)
      for (int kk = 0; kk < N; kk += BLOCK K)
          . . .
         /* do everything for segment of A, B, C
             that fits in cache! */
         partial_matmul(A, B, C,
                ii, ii + BLOCK_I, jj, ji + BLOCK J.
                kk, kk + BLOCK K)
```




inner loops work on "matrix block" of A, B, C rather than rows of some, little blocks of others blocks fit into cache (b/c we choose I, K, J) where previous rows might not




now (versus loop ordering example) some spatial locality in A, B, and C some temporal locality in A, B, and C



 $C_{ij}$  calculation uses strips from A, BK calculations for one cache miss good temporal locality!



 $A_{ik}$  used with entire strip of B J calculations for one cache miss good temporal locality!



(approx.) KIJ fully cached calculations for KI + IJ + KJ values need to be lodaed per "matrix block" (assuming everything stays in cache)

# cache blocking efficiency

for each of  $N^3/IJK$  matrix blocks:

load  $I \times K$  elements of  $A_{ik}$ :

 $\approx IK \div {\rm block}$  size misses per matrix block  $\approx N^3/(J \cdot {\rm blocksize})$  misses total

load  $K \times J$  elements of  $B_{kj}$ :  $\approx N^3/(I \cdot \text{blocksize})$  misses total

load  $I \times J$  elements of  $C_{ij}$ :  $\approx N^3/(K \cdot \text{blocksize}) \text{ misses total}$ 

bigger blocks — more work per load!

catch: IK + KJ + IJ elements must fit in cache otherwise estimates above don't work

### cache blocking rule of thumb

- fill the most of the cache with useful data
- and do as much work as possible from that
- example: my desktop 32KB L1 cache
- I = J = K = 48 uses  $48^2 \times 3$  elements, or 27KB.

assumption: conflict misses aren't important

#### systematic approach

values from  $A_{ik}$  used N times per load

values from  $B_{kj}$  used 1 times per load but good spatial locality, so cache block of  $B_{kj}$  together

values from  $C_{ij}$  used 1 times per load but good spatial locality, so cache block of  $C_{ij}$  together

# exercise: miss estimating (3)

assuming: 4 elements per block

assuming: cache not close to big enough to hold 1K elements, but big enough to hold 500 or so

estimate: approximately how many misses for A, B?

hint 1: part of A, B loaded in two inner-most loops only needs to be loaded once

### loop ordering compromises

loop ordering forces compromises:

for k: for i: for j: c[i,j] += a[i,k] \* b[j,k]

perfect temporal locality in a[i,k]

bad temporal locality for c[i,j], b[j,k]

perfect spatial locality in c[i,j]

bad spatial locality in b[j,k], a[i,k]

# loop ordering compromises

loop ordering forces compromises:

for k: for i: for j: c[i,j] += a[i,k] \* b[j,k]

perfect temporal locality in a[i,k]

bad temporal locality for c[i,j], b[j,k]

perfect spatial locality in c[i,j]

bad spatial locality in b[j,k], a[i,k]

cache blocking: work on blocks rather than rows/columns have some temporal, spatial locality in everything

#### cache blocking pattern

no perfect loop order? work on rectangular matrix blocks

size amount used in inner loops based on cache size

in practice:

test performance to determine 'size' of blocks

## backup slides

#### cache organization and miss rate

depends on program; one example:

SPEC CPU2000 benchmarks, 64B block size

LRU replacement policies

data cache miss rates: Cache size direct-mapped 2-wav fully assoc. 8-way 8.63% 6.97% 5.63% 5.34% 1KB 2KB 5.71% 4.23% 3.30% 3.05% 4KB 3.70% 2.60%2.03% 1.90% 16KB 1.59% 0.86% 0.56% 0.50% 64KB 0.66% 0.37% 0.10% 0.001% 0.27% 128KB 0.001% 0.0006% 0.0006%

> Data: Cantin and Hill, "Cache Performance for SPEC CPU2000 Benchmarks" http://research.cs.wisc.edu/multifacet/misc/spec2000cache-data/

#### cache organization and miss rate

depends on program; one example:


SPEC CPU2000 benchmarks, 64B block size

LRU replacement policies

data cache miss rates: Cache size direct-mapped 2-wav fully assoc. 8-way 8.63% 6.97% 5.63% 5.34% 1KB 2KB 5.71% 4.23% 3.30% 3.05% 4KB 3.70% 2.60% 2.03% 1.90% 16KB 1.59% 0.86% 0.56% 0.50% 64KB 0.66% 0.37% 0.10% 0.001% 0.27% 128KB 0.001% 0.0006% 0.0006%

> Data: Cantin and Hill, "Cache Performance for SPEC CPU2000 Benchmarks" http://research.cs.wisc.edu/multifacet/misc/spec2000cache-data/

#### split caches; multiple cores




#### hierarchy and instruction/data caches

typically separate data and instruction caches for L1

(almost) never going to read instructions as data or vice-versa avoids instructions evicting data and vice-versa can optimize instruction cache for different access pattern easier to build fast caches: that handles less accesses at a time


#### inclusive versus exclusive

L2 inclusive of L1 everything in L1 cache duplicated in L2 adding to L1 also adds to L2



#### L2 exclusive of L1 $\,$

L2 contains different data than L1 adding to L1 must remove from L2 probably evicting from L1 adds to L2 L2 cache



#### inclusive versus exclusive

L2 inclusive of L1 everything in L1 cache duplicated in L2 adding to L1 also adds to L2 L2 cache L1 cache

#### L2 exclusive of L1

L2 contains different data than L1 adding to L1 must remove from L2 probably evicting from L1 adds to L2 L2 cache

inclusive policy: no extra work on eviction but duplicated data

easier to explain when Lk shared by multiple L(k-1) caches?

#### inclusive versus exclusive


L2 inclusive of L1 everything in L1 cache duplicated in L2 adding to L1 also adds to L2

> exclusive policy: avoid duplicated data sometimes called *victim cache* (contains cache eviction victims)

makes less sense with multicore

#### L2 exclusive of L1 $\,$

L2 contains different data than L1 adding to L1 must remove from L2 probably evicting from L1 adds to L2 L2 cache



# exercise (1)

initial cache: 64-byte blocks, 64 sets, 8 ways/set

If we leave the other parameters listed above unchanged, which will probably reduce the number of capacity misses in a typical program? (Multiple may be correct.)

- A. quadrupling the block size (256-byte blocks, 64 sets, 8 ways/set)
- B. quadrupling the number of sets
- C. quadrupling the number of ways/set

# exercise (2)

initial cache: 64-byte blocks, 8 ways/set, 64KB cache

If we leave the other parameters listed above unchanged, which will probably reduce the number of capacity misses in a typical program? (Multiple may be correct.)

- A. quadrupling the block size (256-byte block, 8 ways/set, 64KB cache)
- B. quadrupling the number of ways/set
- C. quadrupling the cache size

# exercise (3)

initial cache: 64-byte blocks, 8 ways/set, 64KB cache

If we leave the other parameters listed above unchanged, which will probably reduce the number of conflict misses in a typical program? (Multiple may be correct.)

- A. quadrupling the block size (256-byte block, 8 ways/set, 64KB cache)
- B. quadrupling the number of ways/set
- C. quadrupling the cache size

### prefetching

seems like we can't really improve cold misses...

have to have a miss to bring value into the cache?

### prefetching

seems like we can't really improve cold misses...

have to have a miss to bring value into the cache?

solution: don't require miss: 'prefetch' the value before it's accessed

remaining problem: how do we know what to fetch?

#### common access patterns

suppose recently accessed 16B cache blocks are at: 0x48010, 0x48020, 0x48030, 0x48040

guess what's accessed next

#### common access patterns

suppose recently accessed 16B cache blocks are at: 0x48010, 0x48020, 0x48030, 0x48040

guess what's accessed next

common pattern with instruction fetches and array accesses

### prefetching idea

look for sequential accesses

bring in guess at next-to-be-accessed value

if right: no cache miss (even if never accessed before)

if wrong: possibly evicted something else — could cause more misses

fortunately, sequential access guesses almost always right

#### quiz exercise solution

one cache block one cache block one cache block one cache block (set index 1) (set index 0) (set index 1) (set index 0) ... array[0]array[1] array[2] array[3] array[4] array[5] array[6] array[7] array

memory access	set 0 afterwards	set 1 afterwards	
_	(empty)	(empty)	
read array[0] (miss)	{array[0],array[1]}	(empty)	
read array[3] (miss)	{array[0],array[1]}	{array[2], array[3]}	
read array[6] (miss)	{array[0],array[1]}	{array[6],array[7]}	
read array[1] (hit)	{array[0], array[1]}	{array[6], array[7]}	
read array[4] (miss)	{array[4],array[5]}	{array[6], array[7]}	
read array[7] (hit)	{array[4],array[5]}	{array[6], array[7]}	
read array[2] (miss)	{array[4],array[5]}	{array[2], array[3]}	
read array[5] (hit)	{array[4],array[5]}	{array[6],array[7]}	
read array[8] (miss)	{array[8],array[9]}	{array[6],array[7]}	

#### quiz exercise solution

one cache block one cache block one cache block one cache block (set index 1) (set index 0) (set index 1) (set index 0) ... array[0] array[1] array[2] array[3] array[4] array[5] array[6] array[7] array.

memory access	set 0 afterwards	set 1 afterwards		
—	(empty)	(empty)		
read array[0] (miss)	{array[0], array[1]}	(empty)		
read array[3] (miss)	{array[0],array[1]}	{array[2],array[3]}		
	{array[0],array[1]}			
read array[1] (hit)	{array[0], array[1]}	{array[6],array[7]}		
read array[4] (miss)	{array[4],array[5]}	{array[6],array[7]}		
read array[7] (hit)	{array[4],array[5]}	{array[6],array[7]}		
	{array[4],array[5]}			
read array[5] (hit)	{array[4],array[5]}	{array[6],array[7]}		
read array[8] (miss)	{array[8],array[9]}	{array[6],array[7]}		

#### quiz exercise solution

		he block dex 1)					one cacl (set in			
	array[0]	array[1]	array[2]	array[3]	array[4]	array[5]	array[6]	array[7]	array	

memory access	set 0 afterwards	set 1 afterwards
—	(empty)	(empty)
read array[0] (miss)	{array[0],array[1]}	(empty)
read array[3] (miss)	<pre>{array[0], array[1]}</pre>	<pre>{array[2], array[3]}</pre>
read array[6] (miss)	{array[0], array[1]}	<pre>{array[6], array[7]}</pre>
read array[1] (hit)	{array[0],array[1]}	<pre>{array[6], array[7]}</pre>
	{array[4],array[5]}	{array[6],array[7]}
read array[7] (hit)	<pre>{array[4], array[5]}</pre>	<pre>{array[6], array[7]}</pre>
read array[2] (miss)	<pre>{array[4], array[5]}</pre>	<pre>{array[2], array[3]}</pre>
read array[5] (hit)	{array[4],array[5]}	<pre>{array[6], array[7]}</pre>
	{array[8],array[9]}	{array[6],array[7]}

#### not the quiz problem

...


one cache block one cache block one cache bloc one cache block


array[0]array[1]array[2]array[3]array[4]array[5]array[6]array[7]arra


if 1-set 2-way cache instead of 2-set 1-way cache:


memory access	single set with 2-ways, LRU first		
—	,		
read array[0] (miss)	, {array[0], array[1]}		
read array[3] (miss)	<pre>{array[0], array[1]}, {array[2], array[3]}</pre>		
read array[6] (miss)	<pre>{array[2], array[3]}, {array[6], array[7]}</pre>		
read array[1] (miss)	{array[6], array[7]}, {array[0], array[1]}		
read array[4] (miss)	<pre>{array[0], array[1]}, {array[3], array[4]}</pre>		
read array[7] (miss)	<pre>{array[3], array[4]}, {array[6], array[7]}</pre>		
read array[2] (miss)	{array[6], array[7]}, {array[2], array[3]}		
read array[5] (miss)	{array[2], array[3]}, {array[5], array[6]}		
read array[8] (miss)	{array[5], array[6]}, {array[8], array[9]}		

## mapping of sets to memory (direct-mapped)












#### mapping of sets to memory (3-way)




#### mapping of sets to memory (3-way)



#### mapping of sets to memory (3-way)





## C and cache misses (4)

```
typedef struct {
    int a_value, b_value;
    int other_values[6];
} item;
item items[5];
int a_sum = 0, b_sum = 0;
for (int i = 0; i < 5; ++i)
    a_sum += items[i].a_value;
for (int i = 0; i < 5; ++i)
    b_sum += items[i].b_value;</pre>
```

Assume everything but items is kept in registers (and the compiler does not do anything funny).

## C and cache misses (4, rewrite)

Assume everything but array is kept in registers (and the compiler does not do anything funny) and array starts at beginning of cache block.

How many *data cache misses* on a 2-way set associative 128B cache with 16B cache blocks and LRU replacement?

## C and cache misses (4, solution pt 1)

ints 4 byte  $\rightarrow$  array[0 to 3] and array[16 to 19] in same cache set 64B = 16 ints stored per way 4 sets total

accessing 0, 8, 16, 24, 32, 1, 9, 17, 25, 33

## C and cache misses (4, solution pt 1)

ints 4 byte  $\rightarrow$  array[0 to 3] and array[16 to 19] in same cache set 64B = 16 ints stored per way 4 sets total

accessing 0, 8, 16, 24, 32, 1, 9, 17, 25, 33

0 (set 0), 8 (set 2), 16 (set 0), 24 (set 2), 32 (set 0)

1 (set 0), 9 (set 2), 17 (set 0), 25 (set 2), 33 (set 0)

### C and cache misses (4, solution pt 2)

set 0 after (LRU first) access

\_. \_\_

result

array[1] array[17] array[32]

array[0] —, array[0 to 3]miss array[16] array[0 to 3], array[16 to 19]miss array[32] array[16 to 19], array[32 to 35] miss array[32 to 35], array[0 to 3]miss array[0 to 3], array[16 to 19] miss array[16 to 19], array[32 to 35] miss

6 misses for set 0

### C and cache misses (4, solution pt 3)

set 2 after (LRU first) access

result

array[25]

\_, \_\_\_ array[8] —, array[8 to 11]miss array[24] array[8 to 11], array[24 to 27] miss array[9] array[8 to 11], array[24 to 27] hit array[16 to 19], array[32 to 35] hit

2 misses for set 1

## C and cache misses (3)

```
typedef struct {
    int a_value, b_value;
    int other_values[10];
} item;
item items[5];
int a_sum = 0, b_sum = 0;
for (int i = 0; i < 5; ++i)
    a_sum += items[i].a_value;
for (int i = 0; i < 5; ++i)
    b_sum += items[i].b_value;</pre>
```

observation: 12 ints in struct: only first two used

equivalent to accessing array[0], array[12], array[24], etc.

...then accessing array[1], array[13], array[25], etc.

## C and cache misses (3, rewritten?)

```
int array[60];
int a_sum = 0, b_sum = 0;
for (int i = 0; i < 60; i += 12)
        a_sum += array[i];
for (int i = 1; i < 60; i += 12)
        b_sum += array[i];
```

Assume everything but array is kept in registers (and the compiler does not do anything funny) and array at beginning of cache block.

How many *data cache misses* on a 128B two-way set associative cache with 16B cache blocks and LRU replacement?

observation 1: first loop has 5 misses - first accesses to blocks

observation 2: array[0] and array[1], array[12] and array[13], etc. in same cache block

## C and cache misses (3, solution)

ints 4 byte  $\rightarrow$  array[0 to 3] and array[16 to 19] in same cache set 64B = 16 ints stored per way 4 sets total

accessing array indices 0, 12, 24, 36, 48, 1, 13, 25, 37, 49

so access to 1, 21, 41, 61, 81 all hits: set 0 contains block with array[0 to 3] set 5 contains block with array[20 to 23] etc.

## C and cache misses (3, solution)

ints 4 byte  $\rightarrow$  array[0 to 3] and array[16 to 19] in same cache set 64B = 16 ints stored per way 4 sets total

accessing array indices 0, 12, 24, 36, 48, 1, 13, 25, 37, 49

so access to 1, 21, 41, 61, 81 all hits: set 0 contains block with array[0 to 3] set 5 contains block with array[20 to 23] etc.

## C and cache misses (3, solution)

ints 4 byte  $\rightarrow$  array[0 to 3] and array[16 to 19] in same cache set 64B = 16 ints stored per way 4 sets total

accessing array indices 0, 12, 24, 36, 48, 1, 13, 25, 37, 49

0 (set 0, array[0 to 3]), 12 (set 3), 24 (set 2), 36 (set 1), 48 (set 0) each set used at most twice no replacement needed

```
so access to 1, 21, 41, 61, 81 all hits:
set 0 contains block with array[0 to 3]
set 5 contains block with array[20 to 23]
etc.
```

## C and cache misses (3)

```
typedef struct {
    int a_value, b_value;
    int boring_values[126];
} item;
item items[8]; // 4 KB array
int a_sum = 0, b_sum = 0;
for (int i = 0; i < 8; ++i)
    a_sum += items[i].a_value;
for (int i = 0; i < 8; ++i)
    b_sum += items[i].b_value;</pre>
```

Assume everything but items is kept in registers (and the compiler does not do anything funny).

How many *data cache misses* on a 2KB direct-mapped cache with 16B cache blocks?

# C and cache misses (3, rewritten?)

# C and cache misses (4)

```
typedef struct {
    int a_value, b_value;
    int boring_values[126];
} item;
item items[8]; // 4 KB array
int a_sum = 0, b_sum = 0;
for (int i = 0; i < 8; ++i)
    a_sum += items[i].a_value;
for (int i = 0; i < 8; ++i)
    b_sum += items[i].b_value;</pre>
```

Assume everything but items is kept in registers (and the compiler does not do anything funny).

How many *data cache misses* on a 4-way set associative 2KB direct-mapped cache with 16B cache blocks?

2KB direct-mapped cache with 16B blocks — set 0: address 0 to 15, (0 to 15) + 2KB, (0 to 15) + 4KB, ...

set 1: address 16 to 31, (16 to 31) + 2KB, (16 to 31) + 4KB, ...

•••

set 127: address 2032 to 2047, (2032 to 2047) + 2KB, ...

2KB direct-mapped cache with 16B blocks — set 0: address 0 to 15, (0 to 15) + 2KB, (0 to 15) + 4KB, ...

set 1: address 16 to 31, (16 to 31) + 2KB, (16 to 31) + 4KB, ...

•••

set 127: address 2032 to 2047, (2032 to 2047) + 2KB, ...

2KB direct-mapped cache with 16B blocks —

- set 0: address 0 to 15, (0 to 15) + 2KB, (0 to 15) + 4KB, ... block at 0: array[0] through array[3]
- set 1: address 16 to 31, (16 to 31) + 2KB, (16 to 31) + 4KB, ... block at 16: array[4] through array[7]

•••

set 127: address 2032 to 2047, (2032 to 2047) + 2KB, ... block at 2032: array[508] through array[511]

2KB direct-mapped cache with 16B blocks —

- set 0: address 0 to 15, (0 to 15) + 2KB, (0 to 15) + 4KB, ... block at 0: array[0] through array[3] block at 0+2KB: array[512] through array[515]
- set 1: address 16 to 31, (16 to 31) + 2KB, (16 to 31) + 4KB, ... block at 16: array[4] through array[7] block at 16+2KB: array[516] through array[519]
- •••
- set 127: address 2032 to 2047, (2032 to 2047) + 2KB, ... block at 2032: array[508] through array[511] block at 2032+2KB: array[1020] through array[1023]

2KB 2-way set associative cache with 16B blocks: block addresses

set 0: address 0, 0 + 2KB, 0 + 4KB, ...

#### set 1: address 16, 16 + 2KB, 16 + 4KB, ...

•••

set 63: address 1008, 2032 + 2KB, 2032 + 4KB  $\ldots$ 

2KB 2-way set associative cache with 16B blocks: block addresses

set 0: address 0, 0 + 2KB, 0 + 4KB, ... block at 0: array[0] through array[3]

```
set 1: address 16, 16 + 2KB, 16 + 4KB, ...
address 16: array[4] through array[7]
```

...

set 63: address 1008, 2032 + 2KB, 2032 + 4KB ... address 1008: array[252] through array[255]

2KB 2-way set associative cache with 16B blocks: block addresses

set 0: address 0, 0 + 2KB, 0 + 4KB, ... block at 0: array[0] through array[3] block at 0+1KB: array[256] through array[259] block at 0+2KB: array[512] through array[515] ...

set 1: address 16, 16 + 2KB, 16 + 4KB, ... address 16: array[4] through array[7]

...

set 63: address 1008, 2032 + 2KB, 2032 + 4KB ... address 1008: array[252] through array[255]


2KB 2-way set associative cache with 16B blocks: block addresses


```
set 0: address 0, 0 + 2KB, 0 + 4KB, ...
block at 0: array[0] through array[3]
block at 0+1KB: array[256] through array[259]
block at 0+2KB: array[512] through array[515]
...
```

```
set 1: address 16, 16 + 2KB, 16 + 4KB, ...
address 16: array[4] through array[7]
```

...

set 63: address 1008, 2032 + 2KB, 2032 + 4KB ... address 1008: array[252] through array[255]





# simple blocking – with 3?

for (int kk = 0; kk < N; kk += 3) for (int i = 0; i < N; i += 1) for (int j = 0; j < N; ++j) {</pre> C[i\*N+j] += A[i\*N+kk+0] \* B[(kk+0)\*N+j];C[i\*N+i] += A[i\*N+kk+1] \* B[(kk+1)\*N+i];C[i\*N+j] += A[i\*N+kk+2] \* B[(kk+2)\*N+j];}  $\frac{N}{3} \cdot N$  j-loop iterations, and (assuming N large): about 1 misses from A per j-loop iteration  $N^2/3$  total misses (before blocking:  $N^2$ ) about  $3N \div block$  size misses from B per j-loop iteration  $N^3 \div$  block size total misses (same as before) about  $3N \div \text{block}$  size misses from C per j-loop iteration  $N^3 \div$  block size total misses (same as before)

# simple blocking – with 3?


```
for (int kk = 0; kk < N; kk += 3)
  for (int i = 0; i < N; i += 1)
    for (int j = 0; j < N; ++j) {</pre>
       C[i*N+j] += A[i*N+kk+0] * B[(kk+0)*N+j];
       C[i*N+i] += A[i*N+kk+1] * B[(kk+1)*N+i];
      C[i*N+j] += A[i*N+kk+2] * B[(kk+2)*N+j];
    }
\frac{N}{3} \cdot N j-loop iterations, and (assuming N large):
about 1 misses from A per j-loop iteration
     N^2/3 total misses (before blocking: N^2)
about 3N \div block size misses from B per j-loop iteration
     N^3 \div block size total misses (same as before)
about 3N \div \text{block} size misses from C per j-loop iteration
     N^3 \div block size total misses (same as before)
```


#### more than 3?

can we just keep doing this increase from 3 to some large X? ...


# assumption: X values from A would stay in cache X too large — cache not big enough

assumption: X blocks from B would help with spatial locality X too large — evicted from cache before next iteration







within innermost loop good spatial locality in  ${\cal A}$  bad locality in  ${\cal B}$  good temporal locality in C



loop over j: better spatial locality over A than before; still good temporal locality for A



loop over *j*: spatial locality over *B* is worse but probably not more misses cache needs to keep two cache blocks for next iter instead of one (probably has the space left over!)



```
for each kk:
for each i:
for each j:
for k=kk,kk+3
C_{ij}+=A_{ik}
```

right now: only really care about keeping 4 cache blocks in j loop

for k=kk,kk+1: have more than 4 cache blocks?  $C_{ii}+=A_{ik}$ . increasing kk increment would use more of them

#### keeping values in cache

can't explicitly ensure values are kept in cache

...but reusing values *effectively* does this cache will try to keep recently used values

cache optimization ideas: choose what's in the cache for thinking about it: load values explicitly for implementing it: access only values we want loaded