



# last time

loop orders → cache-blocking

often increase locality in one thing → decrease in another

instead: choose middle-point instead of extreme

instead: explicitly choose what should be cached

work on groups of data that close-to-fill cache

then move on to next group

loop unrolling

have  $K$  copies of body + change  $i += 1$  to  $i += K$

reduces bookkeeping code ( $i$  adjustments) by factor of  $K$

useful when lots of bookkeeping relative to 'work' of loop

real CPUs: multiple issue, out-of-order

# quiz Q1 (1)

```
int array[12];  
/* ... code omitted */  
int sum = 0;  
for (int i = 0; i < 3; i += 1) {  
    for (int j = 0; j < 4; j += 1) {  
        if (sum > array[i + j * 3]) {  
            sum += array[i + j * 3];  
        }  
    }  
}
```

---

0 3 6 9 1 4 7 10 2 4 8 11

# quiz Q1 (2)

0 3 6 9 1 4 7 10 2 4 8 11

---

0 miss set 0 {0+1,--} set 1 {--,--}  
3 miss set 0 {0+1,--} set 1 {2+3,--}  
6 miss set 0 {0+1,--} set 1 {2+3,6+7}  
9 miss set 0 {0+1,8+9} set 1 {2+3,6+7}  
1 hit, update LSU  
4 miss, set 0 {0+1,4+5} set 1 {2+3,6+7}  
7 hit, update LSU  
10 miss set 0 {0+1,4+5} set 1 {10+11,6+7}  
2 miss set 0 {0+1,4+5} set 1 {10+11,2+3}  
5 hit, update LSU  
8 miss set 0 {8+9,4+5} set 1 {10+11,2+3}  
11 hit, update LSU

## quiz Q3

```
for (int j = 0; j < N; j += 1) {  
    for (int i = 0; i < j; i += 1) {  
        /* note that this loop runs 1 + 2 + 3 + .. + N-2 = approx.  
        A[i * N + j] += D[j * N + i] + E[i * N + j] + B[i] * C[j];  
    }  
}
```

E[1], E[2], E[N+2], E[3], E[N+3], E[2N+3], E[4], E[N+4], ...  
mostly skipping by N → mostly misses

## quiz Q4

```
for (int j = 0; j < N; j += 1) {  
    for (int i = 0; i < j; i += 1) {  
        /* note that this loop runs 1 + 2 + 3 + .. + N-2 = approx.  
        A[i * N + j] += D[j * N + i] + E[i * N + j] + B[i] * C[j];  
    }  
}
```

B[0], B[0], B[1], B[0], B[1], B[2], B[0], B[1], B[2], B[3]

mostly +1 — if 4 elements/cache block, mostly 1/4ths misses

## quiz Q5

```
for (int i = 0; i < N; i += 2) {  
    for (int j = 0; j < N; j += 2) {  
        A[i] += B[i * N + j] * C[j * N + i];  
        A[i] += B[i * N + j+1] * C[(j+1) * N + i];  
        A[i + 1] += B[(i + 1) * N + j] * C[j * N + i + 1];  
        A[i + 1] += B[(i + 1) * N + j+1] * C[(j + 1) * N + i + 1];  
    }  
}
```

---

only option with spatial locality in B and C

# interlude: real CPUs

modern CPUs:

execute **multiple instructions at once**

execute instructions **out of order** — whenever **values available**



# beyond pipelining: multiple issue

start **more than one instruction/cycle**

multiple parallel pipelines; many-input/output register file

**hazard handling much more complex**

	<i>cycle #</i>	0	1	2	3	4	5	6	7	8
addq %r8, %r9		F	D	E	M	W				
subq %r10, %r11		F	D	E	M	W				
xorq %r9, %r11			F	D	E	M	W			
subq %r10, %rbx			F	D	E	M	W			
...										

# beyond pipelining: out-of-order

find **later instructions to do** instead of stalling

lists of available instructions in pipeline registers  
take any instruction with available values

provide **illusion that work is still done in order**  
much more complicated hazard handling logic

	<i>cycle #</i>	0	1	2	3	4	5	6	7	8	9	10	11
<code>mrmovq 0(%rbx), %r8</code>		F	D	E	M	M	M	W	C				
<code>subq %r8, %r9</code>			F					D	E	W	C		
<code>addq %r10, %r11</code>				F	D	E	W					C	
<code>xorq %r12, %r13</code>					F	D	E	W					C
...													

# out-of-order and hazards

out-of-order execution makes hazards harder to handle

problems for forwarding:

- value in last stage may not be most up-to-date

- older value may be written back before newer value?

problems for branch prediction:

- mispredicted instructions may complete execution before squashing

which instructions to dispatch?

- how to quickly find instructions that are ready?

# out-of-order and hazards

out-of-order execution makes hazards harder to handle

problems for forwarding:

- value in last stage may not be most up-to-date

- older value may be written back before newer value?

problems for branch prediction:

- mispredicted instructions may complete execution before squashing

which instructions to dispatch?

- how to quickly find instructions that are ready?

# read-after-write examples (1)

	cycle #	0	1	2	3	4	5	6	7	8
<code>addq %r10, %r8</code>		F	D	E	M	W				
<code>addq %r11, %r8</code>			F	D	E	M	W			
<code>addq %r12, %r8</code>				F	D	E	M	W		

normal pipeline: two options for `%r8`?

choose the one from *earliest stage*

because it's from the most recent instruction

# read-after-write examples (1)

out-of-order execution:

%r8 from earliest stage might be from *delayed instruction*  
can't use same forwarding logic

addq %r11, %r8  
addq %r12, %r8


cycle # 0 1 2 3 4 5 6 7 8

addq %r10, %r8

rmmovq %r8, (%rax)

irmovq \$100, %r8

addq %r13, %r8



# register version tracking

goal: track **different versions of registers**

out-of-order execution: may compute versions at different times

only forward the **correct version**

strategy for doing this: preprocess instructions represent version info

makes forwarding, etc. lookup easier

## rewriting hazard examples (1)

addq %r10, %r8		addq %r10, %r8 <sub>v1</sub> → %r8 <sub>v2</sub>
addq %r11, %r8		addq %r11, %r8 <sub>v2</sub> → %r8 <sub>v3</sub>
addq %r12, %r8		addq %r12, %r8 <sub>v3</sub> → %r8 <sub>v4</sub>

---

read different version than the one written

represent with three argument psuedo-instructions


forwarding a value? must match version *exactly*

for now: version numbers


later: something simpler to implement



# write-after-write example




# write-after-write example



out-of-order execution:


if we don't do something, newest value could be overwritten!

# write-after-write example



two instructions that haven't been started  
could need *different versions* of %r8!

# write-after-write example



# keeping multiple versions

for write-after-write problem: need to keep copies of multiple versions

both the new version and the old version needed by delayed instructions

for read-after-write problem: need to distinguish different versions

solution: have lots of extra registers

...and assign each version a new 'real' register

called register renaming

# register renaming


rename *architectural registers* to *physical registers*

different physical register for each version of architectural


track which physical registers are ready

compare physical register numbers to do forwarding

# an OOO pipeline




# an OOO pipeline



branch prediction needs to happen before instructions decoded done with cache-like tables of information about recent branches




# an OOO pipeline




register renaming done here  
stage needs to keep mapping from architectural to physical names

# an OOO pipeline




instruction queue holds pending renamed instructions combined with register-ready info to *issue* instructions (issue = start executing)

# an OOO pipeline




read from much larger register file and handle forwarding  
register file: typically read 6+ registers at a time  
(extra data paths wires for forwarding not shown)

# an OOO pipeline




many *execution units* actually do math or memory load/store  
some may have multiple pipeline stages  
some may take variable time (data cache, integer divide, ...)

# an OOO pipeline




writeback results to physical registers  
register file: typically support writing 3+ registers at a time

# an OOO pipeline



new commit (sometimes *retire*) stage finalizes instruction  
figures out when physical registers can be reused again

# an OOO pipeline




commit stage also handles branch misprediction  
*reorder buffer* tracks enough information to undo mispredicted instrs.

# an OOO pipeline diagram


	cycle #	0	1	2	3	4	5	6	7	8	9	10	11
addq %r01, %r05		F	D	R	I	E	W	C					
addq %r02, %r05		F	D	R		I	E	W	C				
addq %r03, %r04			F	D	R	I	E	W	C				
cmpq %r04, %r08			F	D	R		I	E	W	C			
jne ...				F	D	R		I	E	W	C		
addq %r01, %r05				F	D	R	I	E	W		C		
addq %r02, %r05					F	D	R	I	E	W		C	
addq %r03, %r04					F	D	R		I	E	W	C	
cmpq %r04, %r08						F	D	R		I	E	W	C




# an OOO pipeline diagram




# an OOO pipeline diagram



# an OOO pipeline diagram



# an OOO pipeline



# register renaming

rename *architectural registers* to *physical registers*

architectural = part of instruction set architecture

different name for each version of architectural register

# register renaming state

original                      renamed

```
add %r10, %r8  ...
add %r11, %r8  ...
add %r12, %r8  ...
```

arch → phys  
register map

%rax	%x04
%rcx	%x09
...	...
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
...	...

free reg list

%x18
%x20
%x21
%x23
%x24
...

# register renaming state

original  
add %r10, %r8 ...  
add %r11, %r8 ...  
add %r12, %r8 ...

renamed

table for architectural (external)  
and physical (internal) name  
(for next instr. to process)

arch → phys  
register map

%rax	%x04
%rcx	%x09
...	...
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
...	...

free reg list

%x18
%x20
%x21
%x23
%x24
...

# register renaming state

original  
add %r10, %r8 ...  
add %r11, %r8 ...  
add %r12, %r8 ...

renamed

arch → phys  
register map

%rax	%x04
%rcx	%x09
...	...
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
...	...

list of available physical registers  
added to as instructions finish

free reg list

%x18
%x20
%x21
%x23
%x24
...



# register renaming example (1)

original

```
add %r10, %r8
add %r11, %r8
add %r12, %r8
```

renamed

arch  $\rightarrow$  phys  
register map

%rax	%x04
%rcx	%x09
...	...
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
...	...

free reg list

%x18
%x20
%x21
%x23
%x24
...

# register renaming example (1)

original	renamed
add %r10, %r8	add %x19, %x13 → %x18
add %r11, %r8	
add %r12, %r8	

arch → phys  
register map

%rax	%x04
%rcx	%x09
...	...
%r8	<del>%x13</del> %x18
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
...	...

free reg list

<del>%x18</del>
%x20
%x21
%x23
%x24
...

# register renaming example (1)

original	renamed
add %r10, %r8	add %x19, %x13 → %x18
add %r11, %r8	add %x07, %x18 → %x20
add %r12, %r8	

arch → phys  
register map

%rax	%x04
%rcx	%x09
...	...
%r8	%x13 %x18 %x20
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
...	...

free reg list

%x18
%x20
%x21
%x23
%x24
...

# register renaming example (1)

original	renamed
add %r10, %r8	add %x19, %x13 → %x18
add %r11, %r8	add %x07, %x18 → %x20
add %r12, %r8	add %x05, %x20 → %x21

arch → phys  
register map

%rax	%x04
%rcx	%x09
...	...
%r8	%x13% <del>x18</del> % <del>x20</del> %x21
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
...	...

free reg list

%x18
%x20
%x21
%x23
%x24
...

# register renaming example (1)

original	renamed
add %r10, %r8	add %x19, %x13 → %x18
add %r11, %r8	add %x07, %x18 → %x20
add %r12, %r8	add %x05, %x20 → %x21

arch → phys  
register map

%rax	%x04
%rcx	%x09
...	...
%r8	%x13%x18%x20%x21
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
...	...

free reg list

%x18
%x20
%x21
%x23
%x24
...

## register renaming example (2)

original

```
addq %r10, %r8
rmmovq %r8, (%rax)
subq %r8, %r11
mrmovq 8(%r11), %r11
irmovq $100, %r8
addq %r11, %r8
```

renamed

arch → phys  
register map

%rax	%x04
%rcx	%x09
...	...
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
%r13	%x02

free  
regs

%x18
%x20
%x21
%x23
%x24
...

## register renaming example (2)

original

```
addq %r10, %r8
rmmovq %r8, (%rax)
subq %r8, %r11
mrmovq 8(%r11), %r11
irmovq $100, %r8
addq %r11, %r8
```

renamed

```
addq %x19, %x13 → %x18
```

arch → phys  
register map

%rax	%x04
%rcx	%x09
...	...
%r8	<del>%x13</del> %x18
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
%r13	%x02

free  
regs

<del>%x18</del>
%x20
%x21
%x23
%x24
...

## register renaming example (2)

original  
addq %r10, %r8  
rmmovq %r8, (%rax)  
subq %r8, %r11  
mrmovq 8(%r11), %r11  
irmovq \$100, %r8  
addq %r11, %r8

renamed  
addq %x19, %x13 → %x18  
rmmovq %x18, (%x04) → (memory)

arch → phys  
register map

%rax	%x04
%rcx	%x09
...	...
%r8	%x13%x18
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
%r13	%x02

free  
regs

%x18
%x20
%x21
%x23
%x24
...



## register renaming example (2)

original  
addq %r10, %r8

rmmovq %r8, (%rax)

subq %r8, %r11

mrmovq 8(%r11), %r11

irmovq \$100, %r8

addq %r11, %r8

renamed

addq %x19, %x13 → %x18

rmmovq %x18, (%x04) → (memory)

arch → phys  
register map

%rax	%x04
%rcx	%x09
...	...
%r8	%x13%x18
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
%r13	%x02

could be that %rax = 8+%r11  
could load before value written!  
possible data hazard!

not handled via register renaming

option 1: run load+stores in order

option 2: compare load/store addresses

%x21

%x23

%x24

...

## register renaming example (2)

original  
addq %r10, %r8  
rmmovq %r8, (%rax)  
subq %r8, %r11  
mrmovq 8(%r11), %r11  
irmovq \$100, %r8  
addq %r11, %r8

renamed  
addq %x19, %x13 → %x18  
rmmovq %x18, (%x04) → (memory)  
subq %x18, %x07 → %x20

arch → phys  
register map

%rax	%x04
%rcx	%x09
...	...
%r8	%x13%x18
%r9	%x17
%r10	%x19
%r11	%x07%x20
%r12	%x05
%r13	%x02

free  
regs

%x18
%x20
%x21
%x23
%x24
...

## register renaming example (2)

original	renamed
<code>addq %r10, %r8</code>	<code>addq %x19, %x13 → %x18</code>
<code>rmmovq %r8, (%rax)</code>	<code>rmmovq %x18, (%x04) → (memory)</code>
<code>subq %r8, %r11</code>	<code>subq %x18, %x07 → %x20</code>
<code>mrmovq 8(%r11), %r11</code>	<code>mrmovq 8(%x20), (memory) → %x21</code>
<code>irmovq \$100, %r8</code>	
<code>addq %r11, %r8</code>	

arch → phys  
register map

%rax	%x04
%rcx	%x09
...	...
%r8	%x13%x18
%r9	%x17
%r10	%x19
%r11	%x07%x20%x21
%r12	%x05
%r13	%x02

free  
regs

%x18
%x20
%x21
%x23
%x24
...

## register renaming example (2)

original	renamed
<code>addq %r10, %r8</code>	<code>addq %x19, %x13 → %x18</code>
<code>rmmovq %r8, (%rax)</code>	<code>rmmovq %x18, (%x04) → (memory)</code>
<code>subq %r8, %r11</code>	<code>subq %x18, %x07 → %x20</code>
<code>mrmovq 8(%r11), %r11</code>	<code>mrmovq 8(%x20), (memory) → %x21</code>
<code>irmovq \$100, %r8</code>	<code>irmovq \$100 → %x23</code>
<code>addq %r11, %r8</code>	

arch → phys  
register map

%rax	%x04
%rcx	%x09
...	...
%r8	%x13% <del>x18</del> %x23
%r9	%x17
%r10	%x19
%r11	%x07%x20%x21
%r12	%x05
%r13	%x02

free  
regs

%x18
%x20
%x21
%x23
%x24
...

## register renaming example (2)

original	renamed
<code>addq %r10, %r8</code>	<code>addq %x19, %x13 → %x18</code>
<code>rmmovq %r8, (%rax)</code>	<code>rmmovq %x18, (%x04) → (memory)</code>
<code>subq %r8, %r11</code>	<code>subq %x18, %x07 → %x20</code>
<code>mrmovq 8(%r11), %r11</code>	<code>mrmovq 8(%x20), (memory) → %x21</code>
<code>irmovq \$100, %r8</code>	<code>irmovq \$100 → %x23</code>
<code>addq %r11, %r8</code>	<code>addq %x21, %x23 → %x24</code>

arch → phys  
register map

%rax	%x04
%rcx	%x09
...	...
%r8	%x13% <del>x18</del> %x23%x24
%r9	%x17
%r10	%x19
%r11	%x07%x20%x21
%r12	%x05
%r13	%x02

free  
regs

%x18
%x20
%x21
%x23
%x24
...

# register renaming exercise

original

```
addq %r8, %r9
movq $100, %r10
subq %r10, %r8
xorq %r8, %r9
andq %rax, %r9
```

renamed

arch → phys  
register map

%rax	%x04
%rcx	%x09
...	...
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x29
%r12	%x05
%r13	%x02
...	...

free  
regs

%x18
%x20
%x21
%x23
%x24
...

# register renaming: missing pieces


what about “hidden” inputs like `%rsp`, condition codes?

one solution: translate to instructions with additional register parameters


making `%rsp` explicit parameter

turning hidden condition codes into operands!

bonus: can also translate complex instructions to simpler ones



# an OOO pipeline





# instruction queue and dispatch

instruction queue

#	instruction
1	<b>addq</b> %x01, %x05 → %x06
2	<b>addq</b> %x02, %x06 → %x07
3	<b>addq</b> %x03, %x07 → %x08
4	<b>cmpq</b> %x04, %x08 → %x09.cc
5	<b>jne</b> %x09.cc, ...
6	<b>addq</b> %x01, %x08 → %x10
7	<b>addq</b> %x02, %x10 → %x11
8	<b>addq</b> %x03, %x11 → %x12
9	<b>cmpq</b> %x04, %x12 → %x13.cc
...	...

scoreboard

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending
%x07	pending
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
...	...

execution unit

ALU 1

ALU 2

...

# instruction queue and dispatch

instruction queue

#	instruction
1	addq %x01, %x05 → %x06
2	addq %x02, %x06 → %x07
3	addq %x03, %x07 → %x08
4	cmpq %x04, %x08 → %x09.cc
5	jne %x09.cc, ...
6	addq %x01, %x08 → %x10
7	addq %x02, %x10 → %x11
8	addq %x03, %x11 → %x12
9	cmpq %x04, %x12 → %x13.cc
...	...

scoreboard

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending
%x07	pending
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
...	...

execution unit    cycle# 1  
                  ALU 1            1  
                  ALU 2

...

# instruction queue and dispatch

instruction queue

#	instruction
1	addq %x01, %x05 → %x06
2	addq %x02, %x06 → %x07
3	addq %x03, %x07 → %x08
4	cmpq %x04, %x08 → %x09.cc
5	jne %x09.cc, ...
6	addq %x01, %x08 → %x10
7	addq %x02, %x10 → %x11
8	addq %x03, %x11 → %x12
9	cmpq %x04, %x12 → %x13.cc
...	...

scoreboard

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending
%x07	pending
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
...	...

execution unit    cycle# 1  
                  ALU 1            1  
                  ALU 2

...

# instruction queue and dispatch

instruction queue

#	instruction
1	addq %x01, %x05 → %x06
2	addq %x02, %x06 → %x07
3	addq %x03, %x07 → %x08
4	cmpq %x04, %x08 → %x09.cc
5	jne %x09.cc, ...
6	addq %x01, %x08 → %x10
7	addq %x02, %x10 → %x11
8	addq %x03, %x11 → %x12
9	cmpq %x04, %x12 → %x13.cc

... ..

scoreboard

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
...	...

execution unit    cycle# 1  
                  ALU 1            1  
                  ALU 2            —

...

# instruction queue and dispatch

instruction queue

#	instruction
1	<del>addq %x01, %x05 → %x06</del>
2	addq %x02, %x06 → %x07
3	addq %x03, %x07 → %x08
4	cmpq %x04, %x08 → %x09.cc
5	jne %x09.cc, ...
6	addq %x01, %x08 → %x10
7	addq %x02, %x10 → %x11
8	addq %x03, %x11 → %x12
9	cmpq %x04, %x12 → %x13.cc
...	...

scoreboard

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
...	...

execution unit	cycle#	1	2	...
ALU 1		1	2	
ALU 2		—	—	

# instruction queue and dispatch

instruction queue

#	instruction
<del>1</del>	<del>addq %x01, %x05 → %x06</del>
<del>2</del>	<del>addq %x02, %x06 → %x07</del>
3	addq %x03, %x07 → %x08
4	cmpq %x04, %x08 → %x09.cc
5	jne %x09.cc, ...
6	addq %x01, %x08 → %x10
7	addq %x02, %x10 → %x11
8	addq %x03, %x11 → %x12
9	cmpq %x04, %x12 → %x13.cc
...	...

scoreboard

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
...	...

execution unit	cycle#	1	2	3	...
ALU 1		1	2	3	
ALU 2		—	—	—	

# instruction queue and dispatch

instruction queue

#	instruction
<del>1</del>	<del>addq %x01, %x05 → %x06</del>
<del>2</del>	<del>addq %x02, %x06 → %x07</del>
<del>3</del>	<del>addq %x03, %x07 → %x08</del>
4	cmpq %x04, %x08 → %x09.cc
5	jne %x09.cc, ...
6	addq %x01, %x08 → %x10
7	addq %x02, %x10 → %x11
8	addq %x03, %x11 → %x12
9	cmpq %x04, %x12 → %x13.cc
...	...

scoreboard

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
...	...

execution unit	cycle#	1	2	3	...
ALU 1		1	2	3	
ALU 2		—	—	—	

# instruction queue and dispatch

instruction queue

#	instruction
<del>1</del>	<del>addq %x01, %x05 → %x06</del>
<del>2</del>	<del>addq %x02, %x06 → %x07</del>
<del>3</del>	<del>addq %x03, %x07 → %x08</del>
4	cmpq %x04, %x08 → %x09.cc
5	jne %x09.cc, ...
6	addq %x01, %x08 → %x10
7	addq %x02, %x10 → %x11
8	addq %x03, %x11 → %x12
9	cmpq %x04, %x12 → %x13.cc
...	...

scoreboard

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending
%x12	pending
%x13	pending
...	...

execution unit	cycle#	1	2	3	4	...
ALU 1		1	2	3	4	
ALU 2		—	—	—	6	



# instruction queue and dispatch

instruction queue

#	instruction
1	<del>addq %x01, %x05 → %x06</del>
2	<del>addq %x02, %x06 → %x07</del>
3	<del>addq %x03, %x07 → %x08</del>
4	<del>cmpq %x04, %x08 → %x09.cc</del>
5	jne %x09.cc, ...
6	<del>addq %x01, %x08 → %x10</del>
7	addq %x02, %x10 → %x11
8	addq %x03, %x11 → %x12
9	cmpq %x04, %x12 → %x13.cc
...	...

scoreboard

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending
%x12	pending
%x13	pending
...	...

execution unit	cycle#	1	2	3	4	...
ALU 1		1	2	3	4	
ALU 2		—	—	—	6	

# instruction queue and dispatch

instruction queue

#	instruction
<del>1</del>	<del>addq %x01, %x05 → %x06</del>
<del>2</del>	<del>addq %x02, %x06 → %x07</del>
<del>3</del>	<del>addq %x03, %x07 → %x08</del>
<del>4</del>	<del>cmpq %x04, %x08 → %x09.cc</del>
<del>5</del>	<del>jne %x09.cc, ...</del>
<del>6</del>	<del>addq %x01, %x08 → %x10</del>
<del>7</del>	<del>addq %x02, %x10 → %x11</del>
8	addq %x03, %x11 → %x12
9	cmpq %x04, %x12 → %x13.cc
...	...

scoreboard

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending
%x12	pending
%x13	pending
...	...

execution unit	cycle#	1	2	3	4	5	...
ALU 1		1	2	3	4	5	
ALU 2		—	—	—	6	7	

# instruction queue and dispatch

instruction queue

#	instruction
<del>1</del>	<del>addq %x01, %x05 → %x06</del>
<del>2</del>	<del>addq %x02, %x06 → %x07</del>
<del>3</del>	<del>addq %x03, %x07 → %x08</del>
<del>4</del>	<del>cmpq %x04, %x08 → %x09.cc</del>
<del>5</del>	<del>jne %x09.cc, ...</del>
<del>6</del>	<del>addq %x01, %x08 → %x10</del>
<del>7</del>	<del>addq %x02, %x10 → %x11</del>
<del>8</del>	<del>addq %x03, %x11 → %x12</del>
9	cmpq %x04, %x12 → %x13.cc
...	...

scoreboard

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending <b>ready</b>
%x12	pending
%x13	pending
...	...

execution unit	cycle#	1	2	3	4	5	6	...
ALU 1		1	2	3	4	5	<b>8</b>	
ALU 2		—	—	—	6	7	—	

# instruction queue and dispatch

instruction queue

#	instruction
<del>1</del>	<del>addq %x01, %x05 → %x06</del>
<del>2</del>	<del>addq %x02, %x06 → %x07</del>
<del>3</del>	<del>addq %x03, %x07 → %x08</del>
4	cmpq %x04, %x08 → %x09.cc
<del>5</del>	<del>jne %x09.cc, ...</del>
<del>6</del>	<del>addq %x01, %x08 → %x10</del>
<del>7</del>	<del>addq %x02, %x10 → %x11</del>
<del>8</del>	<del>addq %x03, %x11 → %x12</del>
9	cmpq %x04, %x12 → %x13.cc
...	...

scoreboard

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending ready
%x12	pending <b>ready</b>
%x13	pending
...	...

execution unit	cycle#	1	2	3	4	5	6	7	...
ALU 1		1	2	3	4	5	8	<b>9</b>	
ALU 2		—	—	—	6	7	—	...	

# instruction queue and dispatch

instruction queue

#	instruction
<del>1</del>	<del>addq %x01, %x05 → %x06</del>
<del>2</del>	<del>addq %x02, %x06 → %x07</del>
<del>3</del>	<del>addq %x03, %x07 → %x08</del>
4	cmpq %x04, %x08 → %x09.cc
5	jne %x09.cc, ...
<del>6</del>	<del>addq %x01, %x08 → %x10</del>
<del>7</del>	<del>addq %x02, %x10 → %x11</del>
<del>8</del>	<del>addq %x03, %x11 → %x12</del>
9	cmpq %x04, %x12 → %x13.cc
...	...

scoreboard

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending ready
%x12	pending ready
%x13	pending <b>ready</b>
...	...

execution unit	cycle#	1	2	3	4	5	6	7	...
ALU 1		1	2	3	4	5	8	9	
ALU 2		—	—	—	6	7	—	...	

# instruction queue and dispatch

instruction queue

#	instruction
1	<code>mrmovq (%x04) → %x06</code>
2	<code>mrmovq (%x05) → %x07</code>
3	<code>addq %x01, %x02 → %x08</code>
4	<code>addq %x01, %x06 → %x09</code>
5	<code>addq %x01, %x07 → %x10</code>

... ..

scoreboard

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	
%x07	
%x08	
%x09	
%x10	
...	...

execution unit      cycle# 1      2      3      4      5      6      7      ...

ALU


data cache



assume

1 cycle/access

# an OOO pipeline




# execution units AKA functional units (1)

where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes pipelined:

(here: 1 op/cycle; 3 cycle latency)






# execution units AKA functional units (1)

where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes pipelined:

(here: 1 op/cycle; 3 cycle latency)



exercise: how long to compute  $A \times (B \times (C \times D))$ ?


# execution units AKA functional units (1)

where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes pipelined:

(here: 1 op/cycle; 3 cycle latency)



exercise: how long to compute  $A \times (B \times (C \times D))$ ?

$3 \times 3$  cycles + any time to forward values


no parallelism!

## execution units AKA functional units (2)

where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes unpipelined:



# instruction queue and dispatch (multicycle)

instruction queue

#	instruction
1	<b>add</b> %x01, %x02 → %x03
2	<b>imul</b> %x04, %x05 → %x06
3	<b>imul</b> %x03, %x07 → %x08
4	<b>cmp</b> %x03, %x08 → %x09.cc
5	<b>jle</b> %x09.cc, ...
6	<b>add</b> %x01, %x03 → %x11
7	<b>imul</b> %x04, %x06 → %x12
8	<b>imul</b> %x03, %x08 → %x13
9	<b>cmp</b> %x11, %x13 → %x14.cc
10	<b>jle</b> %x14.cc, ...

... ..

*execution unit*

ALU 1 (add, cmp, jxx)

ALU 2 (add, cmp, jxx)

ALU 3 (mul) start

ALU 3 (mul) end

scoreboard

reg	status
%x01	ready
%x02	ready
%x03	pending
%x04	ready
%x05	ready
%x06	pending
%x07	ready
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
%x14	pending
...	...

...

# instruction queue and dispatch (multicycle)

instruction queue

#	instruction
1	<code>add %x01, %x02 → %x03</code>
2	<code>imul %x04, %x05 → %x06</code>
3	<code>imul %x03, %x07 → %x08</code>
4	<code>cmp %x03, %x08 → %x09.cc</code>
5	<code>jle %x09.cc, ...</code>
6	<code>add %x01, %x03 → %x11</code>
7	<code>imul %x04, %x06 → %x12</code>
8	<code>imul %x03, %x08 → %x13</code>
9	<code>cmp %x11, %x13 → %x14.cc</code>
10	<code>jle %x14.cc, ...</code>

... ..

*execution unit*

ALU 1 (add, cmp, jxx)

ALU 2 (add, cmp, jxx)

ALU 3 (mul) start

ALU 3 (mul) end

scoreboard

reg	status
%x01	ready
%x02	ready
%x03	pending
%x04	ready
%x05	ready
%x06	pending
%x07	ready
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
%x14	pending
...	...

...

# instruction queue and dispatch (multicycle)

instruction queue

#	instruction
1	add %x01, %x02 → %x03
2	imul %x04, %x05 → %x06
3	imul %x03, %x07 → %x08
4	cmp %x03, %x08 → %x09.cc
5	jle %x09.cc, ...
6	add %x01, %x03 → %x11
7	imul %x04, %x06 → %x12
8	imul %x03, %x08 → %x13
9	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc, ...

... ..

scoreboard

reg	status
%x01	ready
%x02	ready
%x03	pending
%x04	ready
%x05	ready
%x06	pending
%x07	ready
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
%x14	pending
...	...

...

execution unit	cycle#	1
ALU 1 (add, cmp, jxx)		1
ALU 2 (add, cmp, jxx)		-
ALU 3 (mul) start		2
ALU 3 (mul) end		2

2

# instruction queue and dispatch (multicycle)

instruction queue

#	instruction
<del>1</del>	<del>add %x01, %x02 → %x03</del>
<del>2</del>	<del>imul %x04, %x05 → %x06</del>
3	imul %x03, %x07 → %x08
4	cmp %x03, %x08 → %x09.cc
5	jle %x09.cc, ...
6	add %x01, %x03 → %x11
7	imul %x04, %x06 → %x12
8	imul %x03, %x08 → %x13
9	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc, ...

... ..

scoreboard

reg	status
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending (still)
%x07	ready
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
%x14	pending
...	...

...

	execution unit	cycle#	1	2
	ALU 1 (add, cmp, jxx)		1	6
	ALU 2 (add, cmp, jxx)		-	-
	ALU 3 (mul) start		2	3
	ALU 3 (mul) end		2	3

# instruction queue and dispatch (multicycle)

instruction queue

#	instruction
<del>1</del>	<del>add %x01, %x02 → %x03</del>
<del>2</del>	<del>imul %x04, %x05 → %x06</del>
<del>3</del>	<del>imul %x03, %x07 → %x08</del>
4	cmp %x03, %x08 → %x09.cc
5	jle %x09.cc, ...
<del>6</del>	<del>add %x01, %x03 → %x11</del>
7	imul %x04, %x06 → %x12
8	imul %x03, %x08 → %x13
9	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc, ...

... ..

scoreboard

reg	status
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	ready
%x08	pending (still)
%x09	pending
%x10	pending
%x11	pending ready
%x12	pending
%x13	pending
%x14	pending
...	...

...

execution unit	cycle#	1	2	3
ALU 1 (add, cmp, jxx)		1	6	—
ALU 2 (add, cmp, jxx)		—	—	—
ALU 3 (mul) start		2	3	7
ALU 3 (mul) end			2	3

7



# instruction queue and dispatch (multicycle)

instruction queue

#	instruction
<del>1</del>	<del>add %x01, %x02 → %x03</del>
<del>2</del>	<del>imul %x04, %x05 → %x06</del>
<del>3</del>	<del>imul %x03, %x07 → %x08</del>
<del>4</del>	<del>cmp %x03, %x08 → %x09.cc</del>
5	jle %x09.cc, ...
<del>6</del>	<del>add %x01, %x03 → %x11</del>
<del>7</del>	<del>imul %x04, %x06 → %x12</del>
8	imul %x03, %x08 → %x13
9	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc, ...

scoreboard

reg	status
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	ready
%x08	pending ready
%x09	pending ready
%x10	pending
%x11	pending ready
%x12	pending (still)
%x13	pending
%x14	pending
...	...

execution unit	cycle#	1	2	3	4	...
ALU 1 (add, cmp, jxx)		1	6	—	4	
ALU 2 (add, cmp, jxx)		—	—	—	—	
ALU 3 (mul) start		2	3	7	8	
ALU 3 (mul) end			2	3	7	8

# instruction queue and dispatch (multicycle)

instruction queue

#	instruction
<del>1</del>	<del>add %x01, %x02 → %x03</del>
<del>2</del>	<del>imul %x04, %x05 → %x06</del>
<del>3</del>	<del>imul %x03, %x07 → %x08</del>
<del>4</del>	<del>cmp %x03, %x08 → %x09.cc</del>
<del>5</del>	<del>jle %x09.cc, ...</del>
<del>6</del>	<del>add %x01, %x03 → %x11</del>
<del>7</del>	<del>imul %x04, %x06 → %x12</del>
8	imul %x03, %x08 → %x13
9	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc, ...

scoreboard

reg	status
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	ready
%x08	pending ready
%x09	pending ready
%x10	pending
%x11	pending ready
%x12	pending ready
%x13	pending (still)
%x14	pending
...	...

	execution unit	cycle#	1	2	3	4	5	...
ALU 1 (add, cmp, jxx)			1	6	—	4	5	
ALU 2 (add, cmp, jxx)			—	—	—	—	—	
ALU 3 (mul) start			2	3	7	8	—	
ALU 3 (mul) end				2	3	7	8	

# instruction queue and dispatch (multicycle)

instruction queue

#	instruction
<del>1</del>	<del>add %x01, %x02 → %x03</del>
<del>2</del>	<del>imul %x04, %x05 → %x06</del>
<del>3</del>	<del>imul %x03, %x07 → %x08</del>
<del>4</del>	<del>cmp %x03, %x08 → %x09.cc</del>
<del>5</del>	<del>jle %x09.cc, ...</del>
<del>6</del>	<del>add %x01, %x03 → %x11</del>
<del>7</del>	<del>imul %x04, %x06 → %x12</del>
<del>8</del>	<del>imul %x03, %x08 → %x13</del>
9	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc, ...

... ..

scoreboard

reg	status
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	ready
%x08	pending ready
%x09	pending ready
%x10	pending
%x11	pending ready
%x12	pending ready
%x13	pending <b>ready</b>
%x14	pending
...	...

	execution unit	cycle#	1	2	3	4	5	...
	ALU 1 (add, cmp, jxx)		1	6	—	4	5	
	ALU 2 (add, cmp, jxx)		—	—	—	—	—	
	ALU 3 (mul) start		2	3	7	8	—	
	ALU 3 (mul) end			2	3	7	8	

# instruction queue and dispatch (multicycle)

instruction queue

#	instruction
<del>1</del>	<del>add %x01, %x02 → %x03</del>
<del>2</del>	<del>imul %x04, %x05 → %x06</del>
<del>3</del>	<del>imul %x03, %x07 → %x08</del>
<del>4</del>	<del>cmp %x03, %x08 → %x09.cc</del>
<del>5</del>	<del>jle %x09.cc, ...</del>
<del>6</del>	<del>add %x01, %x03 → %x11</del>
<del>7</del>	<del>imul %x04, %x06 → %x12</del>
<del>8</del>	<del>imul %x03, %x08 → %x13</del>
<del>9</del>	<del>cmp %x11, %x13 → %x14.cc</del>
10	jle %x14.cc, ...

... ..

scoreboard

reg	status
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	ready
%x08	pending ready
%x09	pending ready
%x10	pending
%x11	pending ready
%x12	pending ready
%x13	pending ready
%x14	pending <b>ready</b>
...	...

	execution unit	cycle#	1	2	3	4	5	6	...
ALU 1 (add, cmp, jxx)			1	6	—	4	5	<b>9</b>	
ALU 2 (add, cmp, jxx)			—	—	—	—	—	—	
ALU 3 (mul) start			2	3	7	8	—		
ALU 3 (mul) end				2	3	7	8		

# instruction queue and dispatch (multicycle)

instruction queue

#	instruction
<del>1</del>	<del>add %x01, %x02 → %x03</del>
<del>2</del>	<del>imul %x04, %x05 → %x06</del>
<del>3</del>	<del>imul %x03, %x07 → %x08</del>
<del>4</del>	<del>cmp %x03, %x08 → %x09.cc</del>
<del>5</del>	<del>jle %x09.cc, ...</del>
<del>6</del>	<del>add %x01, %x03 → %x11</del>
<del>7</del>	<del>imul %x04, %x06 → %x12</del>
<del>8</del>	<del>imul %x03, %x08 → %x13</del>
<del>9</del>	<del>cmp %x11, %x13 → %x14.cc</del>
<del>10</del>	<del>jle %x14.cc, ...</del>

... ..

scoreboard

reg	status
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	ready
%x08	pending ready
%x09	pending ready
%x10	pending
%x11	pending ready
%x12	pending ready
%x13	pending ready
%x14	pending ready
...	...

	execution unit	cycle#	1	2	3	4	5	6	7	...
ALU 1 (add, cmp, jxx)			1	6	—	4	5	9	10	
ALU 2 (add, cmp, jxx)			—	—	—	—	—	—	—	
ALU 3 (mul) start			2	3	7	8	—	—	—	
ALU 3 (mul) end				2	3	7	8			

# OOO limitations

can't always find instructions to run

- plenty of instructions, but all depend on unfinished ones

- programmer can adjust program to help this

need to track all uncommitted instructions

- can only go so far ahead

- e.g. Intel Skylake: 224-entry reorder buffer, 168 physical registers

branch misprediction has a big cost (relative to pipelined)

- e.g. Intel Skylake: approx 16 cycles (v. 2 for pipehw2 CPU)

# OOO limitations

can't always find instructions to run

plenty of instructions, but all depend on unfinished ones

programmer can adjust program to help this

need to track all uncommitted instructions


can only go so far ahead

e.g. Intel Skylake: 224-entry reorder buffer, 168 physical registers

branch misprediction has a big cost (relative to pipelined)

e.g. Intel Skylake: approx 16 cycles (v. 2 for pipehw2 CPU)


# data flow model and limits



```
for (int i = 0; i < N; i += K) {  
    sum += A[i];  
    sum += A[i+1];  
    ...  
}
```




# data flow model and limits



three ops/cycle (if each one cycle)

# data flow model and limits




need to do additions

one-at-a-time

book's name: critical path

time needed: sum of latencies

# data flow model and limits



# reassociation

assume a single pipelined, 5-cycle latency multiplier

exercise: how long does each take? assume instant forwarding.

(hint: think about data-flow graph)

$$((a \times b) \times c) \times d$$

```
imulq %rbx, %rax  
imulq %rcx, %rax  
imulq %rdx, %rax
```

$$(a \times b) \times (c \times d)$$

```
imulq %rbx, %rax  
imulq %rcx, %rdx  
imulq %rdx, %rax
```


# reassociation

assume a single pipelined, 5-cycle latency multiplier


exercise: how long does each take? assume instant forwarding.

(hint: think about data-flow graph)

$$((a \times b) \times c) \times d$$



$$(a \times b) \times (c \times d)$$




# reassociation

assume a single pipelined, 5-cycle latency multiplier


exercise: how long does each take? assume instant forwarding.

(hint: think about data-flow graph)

$$((a \times b) \times c) \times d$$



$$(a \times b) \times (c \times d)$$




# reassociation

assume a single pipelined, 5-cycle latency multiplier


exercise: how long does each take? assume instant forwarding.

(hint: think about data-flow graph)

$$((a \times b) \times c) \times d$$



$$(a \times b) \times (c \times d)$$



# reassociation


assume a single pipelined, 5-cycle latency multiplier

exercise: how long does each take? assume instant forwarding.

(hint: think about data-flow graph)


$$((a \times b) \times c) \times d$$

```
imulq %rbx, %rax
imulq %rcx, %rax
imulq %rdx, %rax
```




$$(a \times b) \times (c \times d)$$

```
imulq %rbx, %rax
imulq %rcx, %rdx
imulq %rdx, %rax
```






# better data-flow



# better data-flow



# better data-flow

