

# Exceptions and Virtual Memory

April 20 2023

# last time

SIMD, vector instructions

- assembly, C intrinsic functions

- matrix multiply

- history, ISAs, GPUs as vector-instruction-specialized CPUs

profiling

context switching

operating system exception handling routine

- brief intro, resuming today

# operating system vs bare-metal run

## bare-metal

application runs directly on hardware

e.g. embedded systems, real-time systems

## operating system

application runs in controlled environment

task scheduling, context switching

memory management, protection


interrupts and exception handling

e.g. desktops, server, mobile

with Windows, macOS, Linux, Android, iOS

# time multiplexing

CPU:



# time multiplexing


CPU:



```
...
call get_time
    // whatever get_time does
movq %rax, %rbp
———— million cycle delay ————
call get_time
    // whatever get_time does
subq %rbp, %rax
...
```


# time multiplexing

CPU:



```
...
call get_time
    // whatever get_time does
movq %rax, %rbp
———— million cycle delay ————
call get_time
    // whatever get_time does
subq %rbp, %rax
...
```

# time multiplexing really



= operating system

# time multiplexing really



exception happens

return from exception

operating system runs exception handler

# context

all registers values

%rax %rbx, ..., %rsp, ...

condition codes

program counter

i.e. all visible state in your CPU except memory

# context switch pseudocode

```
context_switch(last, next):
    copy_preeception_pc last->pc
    mov rax, last->rax
    mov rcx, last->rcx
    mov rdx, last->rdx
    ...
    mov next->rdx, rdx
    mov next->rcx, rcx
    mov next->rax, rax
    jmp next->pc
```

# contexts (A running)

in Memory

in CPU

%rax  
%rbx  
%rcx  
%rsp  
...  
SF  
ZF  
PC

Process A memory:  
code, stack, etc.

Process B memory:  
code, stack, etc.

OS memory:

%rax	SF
%rbx	ZF
%rcx	PC
...	...

# contexts (B running)

in Memory

in CPU

%rax  
%rbx  
%rcx  
%rsp  
...  
SF  
ZF  
PC

Process A memory:  
code, stack, etc.

Process B memory:  
code, stack, etc.

OS memory:

%rax	SF
%rbx	ZF
%rcx	PC
...	...

# memory protection

reading from another program's memory?

Program A	Program B
<pre>0x10000: .word 42         // ...         // do work         // ...         movq 0x10000, %rax</pre>	<p><i>// while A is working:</i></p> <pre>        movq \$99, %rax         movq %rax, 0x10000         ...</pre>

# memory protection

reading from another program's memory?

Program A	Program B
<pre>0x10000: .word 42         // ...         // do work         // ...         movq 0x10000, %rax</pre>	<p>// while A is working:</p> <pre>movq \$99, %rax movq %rax, 0x10000 ...</pre>

result: %rax in A is ...

- A. 42
- B. 99
- C. 0x10000
- D. 42 or 99 (depending on timing/program layout/etc)
- E. 42 or program might crash (depending on ...)
- F. 99 or program might crash (depending on ...)
- G. 42 or 99 or program might crash (depending on ...)
- H. something else


# memory protection

reading from another program's memory?


Program A	Program B
<pre>0x10000: .word 42         // ...         // do work         // ...         movq 0x10000, %rax</pre>	<p>// while A is working:</p> <pre>movq \$99, %rax movq %rax, 0x10000 ...</pre>
result: %rax is 42 (always)	result: might crash

# program memory (two programs)

Program A




Program B



# address space


programs have **illusion of own memory**

called a program's **address space**




# program memory (two programs)

Program A




Program B



# address space

programs have **illusion of own memory**

called a program's **address space**



# address space mechanisms

topic after exceptions

called **virtual memory**

mapping called **page tables**

mapping part of what is changed in context switch

# context

all registers values

%rax %rbx, ..., **%rsp**, ...

condition codes

program counter


i.e. all visible state in your CPU except memory

**address space**: map from program to real addresses

# address space


programs have **illusion of own memory**

called a program's **address space**




# program memory (two programs)

Program A



Program B



# The Process

process = thread(s) + address space

illusion of dedicated machine:

thread = illusion of own CPU

address space = illusion of own memory

handling of process(es) running on CPU

exceptions

# types of exceptions

interrupts — externally-triggered

    timer — keep program from hogging CPU

    I/O devices — key presses, hard drives, networks, ...

aborts — hardware is broken

traps — intentionally triggered exceptions

    system calls — ask OS to do something

faults — errors/events in programs

    memory not in address space ("Segmentation fault")

    privileged instruction

    divide by zero

    invalid instruction

**asynchronous**  
not triggered by  
running program

**synchronous**  
triggered by  
current program

# types of exceptions

interrupts — externally-triggered

    timer — keep program from hogging CPU

    I/O devices — key presses, hard drives, networks, ...

aborts — hardware is broken

traps — intentionally triggered exceptions

    system calls — ask OS to do something

faults — errors/events in programs

    memory not in address space ("Segmentation fault")

    privileged instruction

    divide by zero

    invalid instruction

**asynchronous**

not triggered by  
running program

**synchronous**

triggered by  
current program

# types of exceptions

interrupts — externally-triggered

    timer — keep program from hogging CPU

    I/O devices — key presses, hard drives, networks, ...

aborts — hardware is broken

traps — intentionally triggered exceptions

    system calls — ask OS to do something

faults — errors/events in programs

    memory not in address space ("Segmentation fault")

    privileged instruction

    divide by zero

    invalid instruction

**asynchronous**  
not triggered by  
running program

**synchronous**  
triggered by  
current program

# timer interrupt

(conceptually) external timer device  
(usually on same chip as processor)

OS configures before starting program

sends signal to CPU after a fixed interval

# types of exceptions

interrupts — externally-triggered

    timer — keep program from hogging CPU

    I/O devices — key presses, hard drives, networks, ...

aborts — hardware is broken

traps — intentionally triggered exceptions

    system calls — ask OS to do something

faults — errors/events in programs

    memory not in address space ("Segmentation fault")

    privileged instruction


    divide by zero

    invalid instruction

**asynchronous**  
not triggered by  
running program

**synchronous**  
triggered by  
current program

# keyboard input timeline



# types of exceptions

interrupts — externally-triggered

    timer — keep program from hogging CPU

    I/O devices — key presses, hard drives, networks, ...

aborts — hardware is broken

traps — intentionally triggered exceptions

    system calls — ask OS to do something

**faults** — errors/events in programs

    memory not in address space ("Segmentation fault")

    privileged instruction

    divide by zero

    invalid instruction

**asynchronous**  
not triggered by  
running program

**synchronous**  
triggered by  
current program

# exception implementation

detect condition (program error or external event)

save current value of PC somewhere

jump to exception handler (part of OS)

    jump done without program instruction to do so

## exception implementation: notes


I/textbook describe a **simplified** version

real x86/x86-64 is a bit more complicated  
(mostly for historical reasons)

# locating exception handlers

exception table  
base register

**exception table** (in memory)



handle\_divide\_by\_zero:  
movq %rax, save\_rax  
movq %rbx, save\_rbx  
...

handle\_timer\_interrupt:  
movq %rax, save\_rax  
movq %rbx, save\_rbx  
...

## running the exception handler

hardware saves the **old program counter** (and maybe more)

identifies location of exception handler via table

then jumps to that location

OS code can save anything else it wants to , etc.

# exception handler structure

1. save process's state somewhere
2. do work to handle exception
3. restore a process's state (maybe a different one)
4. jump back to program

handle\_timer\_interrupt:

```
mov_from_saved_pc save_pc_loc  
movq %rax, save_rax_loc  
... // choose new process to run here  
movq new_rax_loc, %rax  
mov_to_saved_pc new_pc  
return_from_exception
```

# exceptions and time slicing



timer interrupt

exception table lookup

```
handle_timer_interrupt:  
    ...  
    ...  
    set_address_space ssh_address_space  
    mov_to_saved_pc saved_ssh_pc  
    return_from_exception
```

# defeating time slices?

```
my_exception_table:  
    ...  
my_handle_timer_interrupt:  
    // HA! Keep running me!  
    return_from_exception  
  
main:  
    set_exception_table_base my_exception_table  
loop:  
    jmp loop
```

# defeating time slices?

wrote a program that tries to set the exception table:

```
my_exception_table:
```

```
...
```

```
main:
```

```
// "Load Interrupt
```

```
// Descriptor Table"
```

```
// x86 instruction to set exception table
```

```
lidt my_exception_table
```

```
ret
```

result: Segmentation fault (exception!)

# types of exceptions

interrupts — externally-triggered

    timer — keep program from hogging CPU

    I/O devices — key presses, hard drives, networks, ...

aborts — hardware is broken

traps — intentionally triggered exceptions

    system calls — ask OS to do something

faults — errors/events in programs

    memory not in address space ("Segmentation fault")

**privileged instruction**

    divide by zero

    invalid instruction

**asynchronous**  
not triggered by  
running program

**synchronous**  
triggered by  
current program

# privileged instructions

can't let **any program** run some instructions

allows machines to be shared between users (e.g. lab servers)

examples:

- set exception table

- set address space

- talk to I/O device (hard drive, keyboard, display, ...)

- ...

processor has two modes:

- kernel mode — privileged instructions work

- user mode — privileged instructions cause exception instead

# kernel mode

extra one-bit register: “are we in kernel mode”

exceptions **enter kernel mode**

return from exception instruction **leaves kernel mode**

# editing exception table?

why can't we edit exception table/exception handlers?

on many processors,

they have to be accessible in memory while processes are running


many OSes: in OS-only region of memory (usually high addresses)

often same in every process

# address space


programs have **illusion of own memory**

called a program's **address space**




# program memory (two programs)

Program A



Program B



## which requires kernel mode?

which operations are likely to fail (trigger an exception to run the OS instead) if attempted in user mode?

- A. reading data on disk by running special instructions that communicate with the hard disk device
- B. changing a program's address space to allocate it more memory
- C. returning from a standard library function
- D. incrementing the stack pointer

## which requires kernel mode? [answers] (1)

A. reading data on disk by running special instructions that communicate with the hard disk device

yes: generally I/O is reserved for OS

yes: otherwise programs could read/write files they aren't allowed to (e.g. on shared system like portal) unless some way to restrict what's sent to/from hard disk

B. changing a program's address space to allocate it more memory

yes: changing address space; have to restrict how that's done to prevent program from accessing other program/user's memory or messing up OS memory

## which requires kernel mode? [answers] (2)

C. returning from a standard library function

no: some standard libraries may do things that require system calls, but not all; and the actual returning part should be in user mode since it's just like a normal function

D. incrementing the stack pointer

no: just changing a pointer value; changes what memory we consider allocated/deallocated, but actual changes to the mapping set by the OS would have to be triggered by some other event

## kernel services

allocating memory? (change address space)

reading/writing to file? (communicate with hard drive)

read input? (communicate with keyboard)

all need privileged instructions!

need to **run code in kernel mode**

# system call pattern

basically a function call, but...

calling convention for arguments, return value

special instruction to trigger exception

can't specify address of function to call, so...

typically set *system call number* in register

e.g. on x86-64 Linux, `%rax = 0` for read, 1 for write, 2 for open, ...

# Linux x86-64 system calls

special instruction: `syscall`

triggers `trap` (deliberate exception)

# Linux syscall calling convention

before syscall:

%rax — system call number

%rdi, %rsi, %rdx, %r10, %r8, %r9 — args

after syscall:

%rax — return value

on error: %rax contains -1 times “error number”

**almost** the same as normal function calls

# Linux x86-64 hello world

```
.globl _start
.data
hello_str: .asciz "Hello, World!\n"
.text
_start:
    movq $1, %rax # 1 = "write"
    movq $1, %rdi # file descriptor 1 = stdout
    movq $hello_str, %rsi
    movq $15, %rdx # 15 = strlen("Hello, World!\n")
    syscall

    movq $60, %rax # 60 = exit
    movq $0, %rdi
    syscall
```

# approx. system call handler

```
sys_call_table:  
    .quad handle_read_syscall  
    .quad handle_write_syscall  
    // ...  
  
handle_syscall:  
    ... // save old PC, etc.  
    pushq %rcx // save registers  
    pushq %rdi  
    ...  
    call *sys_call_table(%rax,8)  
    ...  
    popq %rdi  
    popq %rcx  
    return_from_exception
```

# Linux system call examples

`mmap, brk` — allocate memory

`fork` — create new process

`execve` — run a program in the current process

`_exit` — terminate a process

`open, read, write` — access files

terminals, etc. count as files, too

# system call wrappers

can't write C code to generate syscall instruction

solution: call “wrapper” function written in assembly

e.g. `write(1, "Hello, World!\n", 15)`

makes a system call using assembly

# protection and sudo

programs **always** run in user mode

extra permissions from OS **do not change this**  
sudo, superuser, root, SYSTEM, ...

**operating system** may remember extra privileges  
allow more system calls than usual

# which of these require exceptions? context switches? none?

- A. program calls a function in the standard library
- B. program writes a file to disk
- C. program A goes to sleep, letting program B run
- D. program exits
- E. program returns from one function to another function
- F. program pops a value from the stack

## which require exceptions [answers] (1)

- A. program calls a function in the standard library
  - no (same as other functions in program; some standard library functions might make system calls, but if so, that'll be part of what happens after they're called and before they return)
- B. program writes a file to disk
  - yes (requires kernel mode only operations)
- C. program A goes to sleep, letting program B run
  - yes (kernel mode usually required to change the address space to access program B's memory)

## which require exceptions [answer] (2)

D. program exits

yes (requires switching to another program, which requires accessing OS data + other program's memory)

E. program returns from one function to another function

no

F. program pops a value from the stack

no

## which require context switches [answer]

no: A. program calls a function in the standard library

no: B. program writes a file to disk

(but might be done if program needs to wait for disk and other things could be run while it does)

yes: C. program A goes to sleep, letting program B run

yes: D. program exits

no: E. program returns from one function to another function

no: F. program pops a value from the stack

# a note on terminology (1)

real world: inconsistent terms for exceptions

we will follow textbook's terms in this course

the real world won't

you might see:

'interrupt' meaning what we call 'exception' (x86)

'exception' meaning what we call 'fault'

'hard fault' meaning what we call 'abort'

'trap' meaning what we call 'fault'

... and more

## a note on terminology (2)

we use the term “kernel mode”

some additional terms:

supervisor mode


privileged mode

ring 0


some systems have **multiple levels** of privilege

different sets of privileged operations work


# address translation



# address translation




# address translation




program addresses are 'virtual'  
real addresses are 'physical'  
can be **different sizes!**


# address translation




# toy program memory



# toy program memory




# toy program memory




divide memory into **pages** ( $2^8$  bytes in this case)  
“virtual” = addresses the program sees

# toy program memory



page number is upper bits of address  
(because page size is power of two)

# toy program memory



rest of address is called **page offset**

# toy physical memory

real memory  
physical addresses

111 0000 0000 to
111 1111 1111
001 0000 0000 to
001 1111 1111
000 0000 0000 to
000 1111 1111

program memory  
virtual addresses

11 0000 0000 to
11 1111 1111
10 0000 0000 to
10 1111 1111
01 0000 0000 to
01 1111 1111
00 0000 0000 to
00 1111 1111

# toy physical memory

program memory  
virtual addresses

11 0000 0000 to
11 1111 1111
10 0000 0000 to
10 1111 1111
01 0000 0000 to
01 1111 1111
00 0000 0000 to
00 1111 1111

real memory  
physical addresses


111 0000 0000 to
111 1111 1111
001 0000 0000 to
001 1111 1111
000 0000 0000 to
000 1111 1111

physical page 7

physical page 1

physical page 0

# toy physical memory



# toy physical memory

virtual page #	physical page #
00	010 (2)
01	111 (7)
10	<i>none</i>
11	000 (0)

program memory  
virtual addresses

11 0000 0000 to
11 1111 1111
10 0000 0000 to
10 1111 1111
01 0000 0000 to
01 1111 1111
00 0000 0000 to
00 1111 1111

real memory  
physical addresses

111 0000 0000 to
111 1111 1111
001 0000 0000 to
001 1111 1111
000 0000 0000 to
000 1111 1111

# toy physical memory

page table!

virtual page #	physical page #
00	010 (2)
01	111 (7)
10	none
11	000 (0)

program memory

virtual addresses

11 0000 0000 to 11 1111 1111
10 0000 0000 to 10 1111 1111
01 0000 0000 to 01 1111 1111
00 0000 0000 to 00 1111 1111

real memory  
physical addresses

111 0000 0000 to 111 1111 1111
001 0000 0000 to 001 1111 1111
000 0000 0000 to 000 1111 1111

# toy page table lookup

virtual page #	valid?	physical page #
00	1	010 (2, code)
01	1	111 (7, data)
10	0	??? (ignored)
11	1	000 (0, stack)

# toy page table lookup

01 1101 0010 — address from CPU

virtual  
page # valid? physical page #

00	1	010 (2, code)
01	1	111 (7, data)
10	0	??? (ignored)
11	1	000 (0, stack)

trigger exception if 0?

to cache (data or instruction)

111 1101 0010

# toy page table lookup

01 1101 0010 — address from CPU

virtual  
page # valid? physical page #

00	1	010 (2, code)
01	1	111 (7, data)
10	0	??? (ignored)
11	1	000 (0, stack)

“page  
table  
entry”



111 1101 0010

trigger exception if 0?

to cache (data or instruction)

## t “virtual page number” lookup

01 1101 0010 — address from CPU

virtual  
page # valid? physical page #

00	1	010 (2, code)
01	1	111 (7, data)
10	0	??? (ignored)
11	1	000 (0, stack)

trigger exception if 0?

to cache (data or instruction)

111 1101 0010

# toy page table lookup

01 1101 0010 — address from CPU

virtual  
page # valid? physical page #

00	1	010 (2, code)
01	1	111 (7, data)
10	0	??? (ignored)
11	1	000 (0, stack)

“physical page number”

111 1101 0010

trigger exception if 0?

to cache (data or instruction)

# toy pag “page offset” lookup

01 1101 0010 — address from CPU

virtual  
page # valid? physical page #

00	1	010 (2, code)
01	1	111 (7, data)
10	0	??? (ignored)
11	1	000 (0, stack)

“page offset”

trigger exception if 0?

to cache (data or instruction)

# switching page tables

part of context switch is changing the page table

extra **privileged instructions**

# switching page tables

part of context switch is changing the page table

extra **privileged instructions**

where in memory is the code that does this switching?

# switching page tables

part of context switch is changing the page table

extra **privileged instructions**

where in memory is the code that does this switching?

probably have a page table entry pointing to it  
hopefully marked kernel-mode-only

# switching page tables

part of context switch is changing the page table

extra **privileged instructions**

where in memory is the code that does this switching?


probably have a page table entry pointing to it  
hopefully marked kernel-mode-only

code better not be modified by user program


otherwise: uncontrolled way to “escape” user mode

# emacs (two copies)

Emacs (run by user mst3k)




Emacs (run by user xyz4w)




# emacs (two copies)

Emacs (run by user mst3k)



Emacs (run by user xyz4w)



same data?

## two copies of program

would like to only have one copy of program

what if mst3k's emacs tries to modify its code?

would break process abstraction:

“illusion of own memory”

# typical page table entries

solution: same idea as kernel-only bit

page table entry will have more **permissions bits**

can read?

can write?

can execute?

checked by MMU like valid/kernel bit

page table (logically)

virtual page #	valid?	kernel?	write?	exec?	physical page #
0000 0000	0	0	0	0	00 0000 0000
0000 0001	1	0	1	0	10 0010 0110
0000 0010	1	0	1	0	00 0000 1100
0000 0011	1	0	0	1	11 0000 0011
...					
1111 1111	1	0	1	0	00 1110 1000

## on virtual address sizes

virtual address size = size of pointer?

often, but — sometimes part of pointer not used

example: typical x86-64 only use 48 bits

rest of bits have fixed value

virtual address size is amount used for mapping

## address space sizes

amount of stuff that can be addressed = address space size  
based on number of unique addresses

e.g. 32-bit virtual address =  $2^{32}$  byte virtual address space

e.g. 20-bit physical addresss =  $2^{20}$  byte physical address space

## address space sizes

amount of stuff that can be addressed = address space size  
based on number of unique addresses

e.g. 32-bit virtual address =  $2^{32}$  byte virtual address space

e.g. 20-bit physical addresss =  $2^{20}$  byte physical address space

what if my machine has 3GB of memory (not power of two)?

not all addresses in physical address space are useful

most common situation (since CPUs support having a lot of memory)

## exercise: page counting

suppose 32-bit virtual (program) addresses

and each page is 4096 bytes ( $2^{12}$  bytes)

how many virtual pages?

## exercise: page counting

suppose 32-bit virtual (program) addresses

and each page is 4096 bytes ( $2^{12}$  bytes)

how many virtual pages?

$$2^{32}/2^{12} = 2^{20}$$

## exercise: page table size

suppose 32-bit virtual (program) addresses

suppose 30-bit physical (hardware) addresses

each page is 4096 bytes ( $2^{12}$  bytes)

page table entries have physical page #, valid bit, kernel-mode bit

how big is the page table (if laid out like ones we've seen)?

## exercise: page table size

suppose 32-bit virtual (program) addresses

suppose 30-bit physical (hardware) addresses

each page is 4096 bytes ( $2^{12}$  bytes)

page table entries have physical page #, valid bit, kernel-mode bit

how big is the page table (if laid out like ones we've seen)?

$2^{20}$  entries  $\times$  (18 + 2) bits per entry

issue: where can we store that?

## exercise: address splitting

and each page is 4096 bytes ( $2^{12}$  bytes)

split the address 0x12345678 into page number and page offset:

## exercise: address splitting

and each page is 4096 bytes ( $2^{12}$  bytes)

split the address 0x12345678 into page number and page offset:

page #: 0x12345; offset: 0x678

# page tables in memory

where can processor store megabytes of page tables? **in memory**

page table entry layout

valid (bit 15)	kernel (bit 14)	physical page # (bits 4–13)	unused (bit 0-3)
----------------	-----------------	-----------------------------	------------------

# page tables in memory

where can processor store megabytes of page tables? **in memory**

page table entry layout

valid (bit 15)	kernel (bit 14)	physical page # (bits 4–13)	unused (bit 0-3)
----------------	-----------------	-----------------------------	------------------

page table base register

0x00010000



# page tables in memory

where can processor store megabytes of page tables? **in memory**

page table entry layout

valid (bit 15)	kernel (bit 14)	physical page # (bits 4–13)	unused (bit 0-3)
----------------	-----------------	-----------------------------	------------------

page table base register

0x00010000



physical memory

addresses	bytes
0x00000000-1	00000000 00000000
...	
0x00010000-1	00000000 00000000
0x00010002-3	10100010 01100000
0x00010004-5	10000010 11000000
0x00010006-7	10110000 00110000
...	
0x000101FE-F	10001110 10000000
0x00010200-1	10100010 00111010

# page tables in memory

where can processor store megabytes of page tables? **in memory**

page table entry layout

valid (bit 15)	kernel (bit 14)	physical page # (bits 4-13)	unused (bit 0-3)
----------------	-----------------	-----------------------------	------------------

page table base register

0x00010000



physical memory

addresses	bytes
0x00000000-1	00000000 00000000
...	
0x00010000-1	0 0000000 00000000
0x00010002-3	10100010 01100000
0x00010004-5	10000010 11000000
0x00010006-7	10110000 00110000
...	
0x000101FE-F	10001110 10000000
0x00010200-1	10100010 00111010

# page tables in memory

where can processor store megabytes of page tables? **in memory**

page table entry layout

valid (bit 15)	kernel (bit 14)	physical page # (bits 4-13)	unused (bit 0-3)
----------------	-----------------	-----------------------------	------------------

page table base register

0x00010000



physical memory

addresses	bytes
0x00000000-1	00000000 00000000
...	
0x00010000-1	00000000 00000000
0x00010002-3	10100010 01100000
0x00010004-5	10000010 11000000
0x00010006-7	10110000 00110000
...	
0x000101FE-F	10001110 10000000
0x00010200-1	10100010 00111010

# page tables in memory

where can processor store megabytes of page tables? **in memory**

page table entry layout

valid (bit 15)	kernel (bit 14)	<b>physical page # (bits 4-13)</b>	unused (bit 0-3)
----------------	-----------------	------------------------------------	------------------

page table base register

0x00010000



physical memory

addresses	bytes
0x00000000-1	00000000 00000000
...	
0x00010000-1	00000000 00000000
0x00010002-3	10100010 01100000
0x00010004-5	10000010 11000000
0x00010006-7	10110000 00110000
...	
0x000101FE-F	10001110 10000000
0x00010200-1	10100010 00111010

# page tables in memory

where can processor store megabytes of page tables? **in memory**

page table entry layout

valid (bit 15)	kernel (bit 14)	physical page # (bits 4-13)	unused (bit 0-3)
----------------	-----------------	-----------------------------	------------------

page table base register

0x00010000

page table (logically)

virtual page # valid? kernel? physical page #

0000	0000	0	0	00 0000 0000
0000	0001	1	0	10 0010 0110
0000	0010	1	0	00 0000 1100
0000	0011	1	0	11 0000 0011
...				
1111	1111	1	0	00 1110 1000

physical memory

addresses	bytes
0x00000000-1	00000000 00000000
...	
0x00010000-1	00000000 00000000
0x00010002-3	10100010 01100000
0x00010004-5	10000010 11000000
0x00010006-7	10110000 00110000
...	
0x000101FE-F	10001110 10000000
0x00010200-1	10100010 00111010

# page tables in memory

where can processor store megabytes of page tables? **in memory**

page table entry layout

valid (bit 15)	kernel (bit 14)	physical page # (bits 4-13)	unused (bit 0-3)
----------------	-----------------	-----------------------------	------------------

page table base register

0x00010000

page table (logically)

virtual page #	valid?	kernel?	physical page #
0000 0000	0	0	00 0000 0000
0000 0001	1	0	10 0010 0110
0000 0010	1	0	00 0000 1100
0000 0011	1	0	11 0000 0011
...			
1111 1111	1	0	00 1110 1000

physical memory

addresses	bytes
0x00000000-1	00000000 00000000
...	
0x00010000-1	0 00000000 00000000
0x00010002-3	10100010 01100000
0x00010004-5	10000010 11000000
0x00010006-7	10110000 00110000
...	
0x000101FE-F	10001110 10000000
0x00010200-1	10100010 00111010

# page tables in memory

where can processor store megabytes of page tables? **in memory**

page table entry layout

valid (bit 15)	kernel (bit 14)	<b>physical page # (bits 4-13)</b>	unused (bit 0-3)
----------------	-----------------	------------------------------------	------------------

page table base register

0x00010000

page table (logically)

virtual page # valid? kernel? **physical page #**

0000	0000	0	0	00 0000 0000
0000	0001	1	0	10 0010 0110
0000	0010	1	0	00 0000 1100
0000	0011	1	0	11 0000 0011
...				
1111	1111	1	0	00 1110 1000

physical memory

addresses	bytes
0x00000000-1	00000000 00000000
...	
0x00010000-1	00 000000 0000 0000
0x00010002-3	10 100010 0110 0000
0x00010004-5	10 000010 1100 0000
0x00010006-7	10 110000 0011 0000
...	
0x000101FE-F	10 001110 1000 0000
0x00010200-1	10 100010 00111010

Diagram illustrating the mapping from a logical page table to physical memory. A dashed line connects the page table base register (0x00010000) to the page table (logically). Arrows point from specific entries in the page table to their corresponding physical memory addresses and bytes.

# page tables in memory

where can processor store megabytes of page tables? **in memory**

page table entry layout

valid (bit 15)	kernel (bit 14)	physical page # (bits 4-13)	unused (bit 0-3)
----------------	-----------------	-----------------------------	------------------

page table base register

0x00010000

page table (logically)

virtual page # valid? kernel? physical page #

0000	0000	0	0	00 0000 0000
0000	0001	1	0	10 0010 0110
0000	0010	1	0	00 0000 1100
0000	0011	1	0	11 0000 0011
...				
1111	1111	1	0	00 1110 1000

physical memory


addresses	bytes
0x00000000-1	00000000 00000000
...	
0x00010000-1	00000000 00000000
0x00010002-3	10100010 01100000
0x00010004-5	10000010 11000000
0x00010006-7	10110000 00110000
...	
0x000101FE-F	10001110 10000000
0x00010200-1	10100010 00111010

# memory access with page table


virtual address

11	0101	01	00	1101	1111
----	------	----	----	------	------


# memory access with page table




# memory access with page table




# memory access with page table




# memory access with page table




# memory access with page table




# memory access with page table



# memory access with page table



# MMUs in the pipeline



up to four memory accesses per instruction

to make this fast — we use something like a cache (called a *TLB*)  
to avoid repeating recent lookups

# exercise setup

5-bit virtual addresses, 6-bit physical addresses, 8-byte pages

page table

virtual page #	valid?	physical page #
00	1	010
01	1	111
10	0	000
11	1	000

physical addresses	bytes
0x00-3	00 11 22 33
0x04-7	44 55 66 77
0x08-B	88 99 AA BB
0x0C-F	CC DD EE FF
0x10-3	1A 2A 3A 4A
0x14-7	1B 2B 3B 4B
0x18-B	1C 2C 3C 4C
0x1C-F	1C 2C 3C 4C

physical addresses	bytes
0x20-3	D0 D1 D2 D3
0x24-7	D4 D5 D6 D7
0x28-B	89 9A AB BC
0x2C-F	CD DE EF F0
0x30-3	BA 0A BA 0A
0x34-7	CB 0B CB 0B
0x38-B	DC 0C DC 0C
0x3C-F	EC 0C EC 0C

# exercise setup

5-bit virtual addresses, 6-bit physical addresses, 8-byte pages

page table

virtual page #	valid?	physical page #
00	1	010
01	1	111
10	0	000
11	1	000

physical addresses	bytes
0x00-3	00 11 22 33
0x04-7	44 55 66 77
0x08-B	88 99 AA BB
0x0C-F	CC DD EE FF
0x10-3	1A 2A 3A 4A
0x14-7	1B 2B 3B 4B
0x18-B	1C 2C 3C 4C
0x1C-F	1C 2C 3C 4C

physical addresses	bytes
0x20-3D9	1 D2 D3
0x24-7	5 D6 D7
0x28-B	A AB BC
0x2C-F	E EF F0
0x30-3	BA 0A BA 0A
0x34-7	CB 0B CB 0B
0x38-B	DC 0C DC 0C
0x3C-F	EC 0C EC 0C

phys. page 0

phys. page 1

# exercise

5-bit virtual addresses, 6-bit physical addresses, 8-byte pages

(virtual addresses)  $0x18 = ???$ ;  $0x03 = ???$ ;  $0x0A = ???$ ;  $0x13 = ???$

page table

virtual page #	valid?	physical page #
00	1	010
01	1	111
10	0	000
11	1	000

physical addresses	bytes
0x00-3	00 11 22 33
0x04-7	44 55 66 77
0x08-B	88 99 AA BB
0x0C-F	CC DD EE FF
0x10-3	1A 2A 3A 4A
0x14-7	1B 2B 3B 4B
0x18-B	1C 2C 3C 4C
0x1C-F	1C 2C 3C 4C

physical addresses	bytes
0x20-3	D0 D1 D2 D3
0x24-7	D4 D5 D6 D7
0x28-B	89 9A AB BC
0x2C-F	CD DE EF F0
0x30-3	BA 0A BA 0A
0x34-7	CB 0B CB 0B
0x38-B	DC 0C DC 0C
0x3C-F	EC 0C EC 0C

# exercise

5-bit virtual addresses, 6-bit physical addresses, 8-byte pages

(virtual addresses)  $0x18 = 00$ ;  $0x03 = ???$ ;  $0x0A = ???$ ;  $0x13 = ???$

page table

virtual page #	valid?	physical page #
00	1	010
01	1	111
10	0	000
11	1	000

physical addresses	bytes
0x00-3	00 11 22 33
0x04-7	44 55 66 77
0x08-B	88 99 AA BB
0x0C-F	CC DD EE FF
0x10-3	1A 2A 3A 4A
0x14-7	1B 2B 3B 4B
0x18-B	1C 2C 3C 4C
0x1C-F	1C 2C 3C 4C

physical addresses	bytes
0x20-3	D0 D1 D2 D3
0x24-7	D4 D5 D6 D7
0x28-B	89 9A AB BC
0x2C-F	CD DE EF F0
0x30-3	BA 0A BA 0A
0x34-7	CB 0B CB 0B
0x38-B	DC 0C DC 0C
0x3C-F	EC 0C EC 0C

# exercise

5-bit virtual addresses, 6-bit physical addresses, 8-byte pages

(virtual addresses)  $0x18 = 00$ ;  $0x03 = 0x4A$ ;  $0x0A = ???$ ;  $0x13 = ???$

page table

virtual page #	valid?	physical page #
00	1	010
01	1	111
10	0	000
11	1	000

physical addresses	bytes
0x00-3	00 11 22 33
0x04-7	44 55 66 77
0x08-B	88 99 AA BB
0x0C-F	CC DD EE FF
0x10-3	1A 2A 3A 4A
0x14-7	1B 2B 3B 4B
0x18-B	1C 2C 3C 4C
0x1C-F	1C 2C 3C 4C

physical addresses	bytes
0x20-3	D0 D1 D2 D3
0x24-7	D4 D5 D6 D7
0x28-B	89 9A AB BC
0x2C-F	CD DE EF F0
0x30-3	BA 0A BA 0A
0x34-7	CB 0B CB 0B
0x38-B	DC 0C DC 0C
0x3C-F	EC 0C EC 0C

# exercise

5-bit virtual addresses, 6-bit physical addresses, 8-byte pages

(virtual addresses)  $0x18 = 00$ ;  $0x03 = 0x4A$ ;  $0x0A = 0xDC$ ;  $0x13 = ???$

page table

virtual page #	valid?	physical page #
00	1	010
01	1	111
10	0	000
11	1	000

physical addresses	bytes
0x00-3	00 11 22 33
0x04-7	44 55 66 77
0x08-B	88 99 AA BB
0x0C-F	CC DD EE FF
0x10-3	1A 2A 3A 4A
0x14-7	1B 2B 3B 4B
0x18-B	1C 2C 3C 4C
0x1C-F	1C 2C 3C 4C

physical addresses	bytes
0x20-3	D0 D1 D2 D3
0x24-7	D4 D5 D6 D7
0x28-B	89 9A AB BC
0x2C-F	CD DE EF F0
0x30-3	BA 0A BA 0A
0x34-7	CB 0B CB 0B
0x38-B	DC 0C DC 0C
0x3C-F	EC 0C EC 0C

# exercise

5-bit virtual addresses, 6-bit physical addresses, 8-byte pages

(virtual addresses)  $0x18 = 00$ ;  $0x03 = 0x4A$ ;  $0x0A = 0xDC$ ;  $0x13 = \text{fault}$

page table

virtual page #	valid?	physical page #
00	1	010
01	1	111
10	0	000
11	1	000

physical addresses	bytes
0x00-3	00 11 22 33
0x04-7	44 55 66 77
0x08-B	88 99 AA BB
0x0C-F	CC DD EE FF
0x10-3	1A 2A 3A 4A
0x14-7	1B 2B 3B 4B
0x18-B	1C 2C 3C 4C
0x1C-F	1C 2C 3C 4C

physical addresses	bytes
0x20-3	D0 D1 D2 D3
0x24-7	D4 D5 D6 D7
0x28-B	89 9A AB BC
0x2C-F	CD DE EF F0
0x30-3	BA 0A BA 0A
0x34-7	CB 0B CB 0B
0x38-B	DC 0C DC 0C
0x3C-F	EC 0C EC 0C

# 1-level example

6-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE

page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 other bits;

page table base register 0x20; translate virtual address 0x31

physical addresses	bytes
0x00-3	00 11 22 33
0x04-7	44 55 66 77
0x08-B	88 99 AA BB
0x0C-F	CC DD EE FF
0x10-3	1A 2A 3A 4A
0x14-7	1B 2B 3B 4B
0x18-B	1C 2C 3C 4C
0x1C-F	1C 2C 3C 4C

physical addresses	bytes
0x20-3	D0 D1 D2 D3
0x24-7	F4 F5 F6 F7
0x28-B	89 9A AB BC
0x2C-F	CD DE EF F0
0x30-3	BA 0A BA 0A
0x34-7	CB 0B CB 0B
0x38-B	DC 0C DC 0C
0x3C-F	EC 0C EC 0C

# 1-level example

6-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE

page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 other bits;

page table base register 0x20; translate virtual address 0x31

physical addresses	bytes
0x00-3	00 11 22 33
0x04-7	44 55 66 77
0x08-B	88 99 AA BB
0x0C-F	CC DD EE FF
0x10-3	1A 2A 3A 4A
0x14-7	1B 2B 3B 4B
0x18-B	1C 2C 3C 4C
0x1C-F	1C 2C 3C 4C

physical addresses	bytes
0x20-3	D0 D1 D2 D3
0x24-7	F4 F5 F6 F7
0x28-B	89 9A AB BC
0x2C-F	CD DE EF F0
0x30-3	BA 0A BA 0A
0x34-7	CB 0B CB 0B
0x38-B	DC 0C DC 0C
0x3C-F	EC 0C EC 0C

$0x31 = \textcolor{red}{11} \ 0001$   
*PTE addr:*  
 $0x20 + 6 \times 1 = \textcolor{red}{0x26}$   
*PTE value:*  
 $\textcolor{red}{0xF6} = 1111 \ 0110$   
PPN 111, valid 1  
 $M[111 \ 001] = M[0x39]$   
 $\rightarrow 0x0C$

# 1-level example

6-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE

page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 other bits;

page table base register 0x20; translate virtual address 0x31

physical addresses	bytes
0x00-3	00 11 22 33
0x04-7	44 55 66 77
0x08-B	88 99 AA BB
0x0C-F	CC DD EE FF
0x10-3	1A 2A 3A 4A
0x14-7	1B 2B 3B 4B
0x18-B	1C 2C 3C 4C
0x1C-F	1C 2C 3C 4C

physical addresses	bytes
0x20-3	D0 D1 D2 D3
0x24-7	F4 F5 F6 F7
0x28-B	89 9A AB BC
0x2C-F	CD DE EF F0
0x30-3	BA 0A BA 0A
0x34-7	CB 0B CB 0B
0x38-B	DC 0C DC 0C
0x3C-F	EC 0C EC 0C

$$0x31 = 11\ 0001$$

PTE addr:

$$0x20 + 6 \times 1 = 0x26$$

PTE value:

$$0xF6 = \textcolor{red}{111}1\ 0110$$

PPN **111**, valid 1

$$M[\textcolor{red}{111}\ 001] = M[0x39]$$

$$\rightarrow 0x0C$$

# 1-level example

6-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE

page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 other bits;

page table base register 0x20; translate virtual address 0x31

physical addresses	bytes
0x00-3	00 11 22 33
0x04-7	44 55 66 77
0x08-B	88 99 AA BB
0x0C-F	CC DD EE FF
0x10-3	1A 2A 3A 4A
0x14-7	1B 2B 3B 4B
0x18-B	1C 2C 3C 4C
0x1C-F	1C 2C 3C 4C

physical addresses	bytes
0x20-3	D0 D1 D2 D3
0x24-7	F4 F5 F6 F7
0x28-B	89 9A AB BC
0x2C-F	CD DE EF F0
0x30-3	BA 0A BA 0A
0x34-7	CB 0B CB 0B
0x38-B	DC 0C DC 0C
0x3C-F	EC 0C EC 0C

$0x31 = 11\ 001$   
*PTE addr:*  
 $0x20 + 6 \times 1 = 0x26$   
*PTE value:*  
 $0xF6 = 1111\ 0110$   
PPN 111, valid 1  
 $M[111\ 001] = M[0x39]$   
 $\rightarrow 0x0C$