virtual memory 4

#### last time

mmap: files appear as part of memory

shared mmap: physical pages assigned = pages read()/write() uses

private mmap: copy-on-write done for pages

processes memory as bunch of mmap calls

page cache: memory = cache for data on disk
 data on disk = all files + program data
 (program data (e.g. heap) assigned place on disk when needed)

page cache data structures

processor handles cache hits for virtual addresses via page tables OS handles cache hits for location in file need reverse lookup for page replacement need to choose not-going-to-be-used pages for replacement



#### virtual address/file offset $\rightarrow$ location on disk virtual address (used by program) OS datastructure page table physical page disk location (if cached) OS datastructure based on *filesystem* — later topic re file + offset(for read()/write())

#### virtual address/file offset $\rightarrow$ location on disk



#### page replacement goals

hit rate: minimize number of misses

throughput: minimize overhead/maximize performance

fairness: every process/user gets its 'share' of memory

will start with optimizing hit rate

#### max hit rate pprox max throughput

optimizing hit rate almost optimizes throughput, but...

#### max hit rate $\approx$ max throughput

optimizing hit rate almost optimizes throughput, but...

cache miss costs are variable

...

creating zero page versus reading data from slow disk? write back dirty page before reading a new one or not? reading multiple pages at a time from disk (faster per page read)?

# being proactive?

can avoid misses by "reading ahead" guess what's needed — read in ahead of time wrong guesses can have costs besides more cache misses

can save modified pages to disk in the background

we will get back to this later

for now — only access/evict on demand

# optimizing for hit-rate

assuming:

we only bring in pages on demand (no reading in advance) we only care about maximizing cache hits

best possible page replacement algorithm: Belady's MIN

replace the page in memory accessed furthest in the future (never accessed again = infinitely far in the future)

# optimizing for hit-rate

assuming:

we only bring in pages on demand (no reading in advance) we only care about maximizing cache hits

best possible page replacement algorithm: Belady's MIN

replace the page in memory accessed furthest in the future (never accessed again = infinitely far in the future)

impossible to implement in practice, but...





A next accessed in 1 time unit B next accessed in 3 time units C next accessed in 4 time units choose to replace C





A next accessed in  $\infty$  time units B next accessed in 1 time units D next accessed in  $\infty$  time units choose to replace A or D (equally good)

referenced (virtual) pages:											<b></b>
phys. page#	А	В	С	А	В	D	А	D	В	С	В
1	А									C	
2		В									
3			С			D					

# Belady's MIN exercise



## practically optimizing for hit-rate

recall?: locality assumption

temporal locality: things accessed now will be accessed again soon

(for now: not concerned about spatial locality)

more possible policies: least recently used or least frequently used

## practically optimizing for hit-rate

recall?: locality assumption

temporal locality: things accessed now will be accessed again soon

(for now: not concerned about spatial locality)

more possible policies: least recently used or least frequently used

referenced (virtual) pages:												
phys. page#	A	В	С	А	В	D	А	D	В	С	В	
1	А											
2		В										
3			С									



A *last* accessed 2 time units ago B *last* accessed 1 time unit ago C *last* accessed 3 time units ago choose to replace C

referenced (virtual) pages: time												
phys. page#	А	В	С	А	В	D	А	D	В	С	В	
1	А											
2		В										
3			С			D						



referenced (virtual) pages:										→	
phys. page#	А	В	С	А	В	D	А	D	В	С	В
1	А									C	
2		В									
3			С			D					

phys. page#	A	В	С	D	А	В	С	D	А	В	С
1	А			D			С			В	
2		В			А			D			С
3			С			В			А		



# 8 replacements with LRU versus 3 replacements with MIN:

 1
 A
 I
 I
 I
 I
 I
 B

 2
 B
 I
 I
 I
 I
 I
 I
 I

 3
 I
 C
 D
 I
 I
 I
 I
 I

### least recently used (exercise) [intro]

	А	В	А	D	С	В	D	В	С	D	А
1											
2											
3											

#### least recently used (exercise)

	А	В	А	D	С	В	D	В	С	D	А
1	A	A	A	A							
2		В	В	В							
3				D							

### least recently used (exercise) (2)

	А	В	А	D	С	В	D	В	С	D	А
1	A	А	А	А	А						
2		В	В	В	С						
3				D	D						

### least recently used (exercise) (3)

	A	В	А	D	С	В	D	В	С	D	А
1	A	A	A	А	А	В	В	В	В	В	
2		В	В	В	С	С	С	С	С	С	
3				D	D	D	D	D	D	D	

### least recently used (exercise) (4)

	А	В	А	D	С	В	D	В	С	D	А
1	A	A	A	А	А	В	В	В	В	В	А
2		В	В	В	С	С	С	С	С	С	С
3				D	D	D	D	D	D	D	D

# pure LRU implementation

implementing LRU in software

maintain doubly-linked list of all physical pages

whenever a page is accessed: remove page from linked list, then add page to head of list

whenever a page needs to replaced: remove a page from the tail of the linked list, then evict that page from all page tables (and anything else) and use that page for whatever needs to be loaded

# pure LRU implementation

```
implementing LRU in software
```

maintain doubly-linked list of all physical pages

```
whenever a page is accessed:

remove page from linked lift, then

add page need to run code on every access

probably 100+x slowdown?
```

remove a page from the tail of the linked list, then evict that page from all page tables (and anything else) and use that page for whatever needs to be loaded

#### so, what's practical

probably won't implement LRU — too slow

what can we practically do?

## practically tracking accesses

approximating LRU = "was this accessed recently"?

don't need to detect all accesses, only one recent one

"was this accessed since we started looking a few seconds ago?"

### practically tracking accesses

approximating LRU = "was this accessed recently"?

don't need to detect all accesses, only one recent one "was this accessed since we started looking a few seconds ago?"

one idea: track 'referenced' (or 'accessed') bit per page table entry set to true when page table entry used for lookup if OS clears periodically: indicates if accessed 'recently' ('recently' = since last time it was cleared)
### implementing referenced bit

software: mark PTE invalid if page fault happens, make valid and record 'referenced'

hardware: 'referenced' bit in page table entry when hardware uses page table entry, sets bit

x86: accessed flag in page table entries (PTE\_A in xv6) not all hardware supports this

#### implementing referenced bit

software: mark PTE invalid if page fault happens, make valid and record 'referenced'

hardware: 'referenced' bit in page table entry when hardware uses page table entry, sets bit

x86: accessed flag in page table entries (PTE\_A in xv6) not all hardware supports this

same idea applies for detecting writes to know whether replaced page needs to be saved to disk called "dirty" bit

#### implementing referenced bit

software: mark PTE invalid if page fault happens, make valid and record 'referenced'

hardware: 'referenced' bit in page table entry when hardware uses page table entry, sets bit

x86: accessed flag in page table entries (PTE\_A in xv6) not all hardware supports this

same idea applies for detecting writes to know whether replaced page needs to be saved to disk called "dirty" bit

suppose two processes map same physical page example: two processees are running 'example.exe' physical pages holding that process's code

was the page accessed recently?

yes, if referenced by either process need to check multiple page tables

suppose two processes map same physical page example: two processees are running 'example.exe' physical pages holding that process's code

was the page accessed recently?

yes, if referenced by either process need to check multiple page tables

process A page table

process B page table

VPN 0x40	not referenced, PPN 0x8332	VPN 0x40	not referenced, PPN 0x859A
VPN 0x41	referenced, PPN 0x8493	VPN 0x41	referenced, PPN 0x8002
VPN 0x42	not referenced, PPN 0x8A31	VPN 0x42	referenced, PPN 0x8004
VPN 0x50	referenced, PPN 0x8403	VPN 0×50	referenced, PPN 0x8332
VPN 0x51	not referenced, PPN 0x8537	VPN 0x51	not referenced, PPN 0x8493
VPN 0x52	not referenced, PPN 0x8BCD	VPN 0x52	not referenced, PPN 0x8A31
			2

suppose two processes map same physical page example: two processees are running 'example.exe' physical pages holding that process's code

was the page accessed recently?

yes, if referenced by either process need to check multiple page tables process A page table

process B page table

VPN 0x40	not referenced, PPN 0x8332	VPN 0x40	not referenced, PPN 0x859A
VPN 0x41	referenced, PPN 0x8493	VPN 0x41	referenced, PPN 0x8002
VPN 0x42	not referenced, PPN 0x8A31	VPN 0x42	referenced, PPN 0x8004
VPN 0x50	referenced, PPN 0x8403	VPN 0x50	referenced, PPN 0x8332
VPN 0x51	not referenced, PPN 0x8537	VPN 0x51	not referenced, PPN 0x8493
VPN 0x52	not referenced, PPN 0x8BCD	VPN 0x52	not referenced, PPN 0x8A31
			2

suppose two processes map same physical page example: two processees are running 'example.exe' physical pages holding that process's code

was the page accessed recently?

yes, if referenced by either process need to check multiple page tables process A page table

process B page table

VPN 0x40	not referenced, PPN 0x8332	VPN 0x40	not referenced, PPN 0x859A
VPN 0x41	referenced, PPN 0x8493	VPN 0x41	referenced, PPN 0x8002
VPN 0x42	not referenced, PPN 0x8A31	VPN 0x42	referenced, PPN 0x8004
VPN 0x50	referenced, PPN 0x8403	VPN 0×50	referenced, PPN 0x8332
VPN 0x51	not referenced, PPN 0x8537	VPN 0x51	not referenced, PPN 0x8493
VPN 0x52	not referenced, PPN 0x8BCD	VPN 0x52	not referenced, PPN 0x8A31
			2

## approximating LRU: second chance



## approximating LRU: second chance



## approximating LRU: second chance



		А		В		С	
1		А					
2				В			
3						С	
page list							
last added	3NR	1NR	*1R	2NR	*2R	3NR	*3R
—	2NR	3NR	3NR	1R	1R	2R	2R
end of list	1NR	2NR	2NR	3NR	3NR	1R	1R







	А	В	С	D				В
1	А						D	
2		В						
3			С			С		
page list				•	•	•		
last added	*1R	*2R	*3R	1NR	2NR	3NR	*1R	1R
	3NR	1R	2R	3R	1NR	2NR	3NR	3NR
end of list	2NR	3NR	1R	2R	3R	1NR	2NR	*2R

place A in page 1 not referenced on return from page fault handler immediately referenced by program when page fault handler returns

1	A						D	
2		В						
3			С			С		
page list								
last added	*1R	*2R	*3R	1NR	2NR	3NR	*1R	1R
	3NR	1R	2R	3R	1NR	2NR	3NR	3NR
end of list	2NR	3NR	1R	2R	3R	1NR	2NR	*2R

	pag	e 2 w	vas at	bott	om of	f list		
	is n oka	ot ref v to i		В				
1	A	,					D	
2		В						
3			С					
page list								
last added	*1R	*2R	*3R	1NR	2NR	3NR	*1R	1R
—	3NR	1R	3NR	3NR				
end of list	2NR	3NR	1R	2R	3R	1NR	2NR	*2R

	А	В	С	D				В
1	А						D	
2		В						
3			С			С		
page list				•	•	•		
last added	*1R	*2R	*3R	1NR	2NR	3NR	*1R	1R
	3NR	1R	2R	3R	1NR	2NR	3NR	3NR
end of list	2NR	3NR	1R	2R	3R	1NR	2NR	*2R

	page								
	refere move	e	В						
1	clear	refere	enced	bit			П		
2		B							
3		C C							
page list									
last added	*1R	*2R	*3R	1NR	2NR	3NR	*1R	1R	
	3NR 1R 2R 3R 1NR 2NR 3							3NR	
end of list	2NR	3NR	1R	2R	3R	1NR	2NR	*2R	

eventually page 1 gets to bottom of list again but now not referenced — use

1	А						D	
2		В						
3			С			С		
page list								
last added	*1R	*2R	*3R	1NR	2NR	3NR	*1R	1R
	3NR	1R	2R	3R	1NR	2NR	3NR	3NR
end of list	2NR	3NR	1R	2R	3R	1NR	2NR	*2R

B referenced — flips referenced bit									
1	А						D		
2		В							
3			С			С			
page list				•	•	•			
last added	*1R	*2R	*3R	1NR	2NR	3NR	*1R	1R	
	3NR	1R	2R	3R	1NR	2NR	3NR	3NR	
end of list	2NR	3NR	1R	2R	3R	1NR	2NR	*2R	



## second chance example: exercise (2)

	А	В	C	D				В	А		С
1	A						D				?
2		В									?
3			С			C				А	?
page list											
last added	*1R	*2R	*3R	1NR	2NR	3NR	*1R	1R	2NR	*3R	
	3NR	1R	2R	3R	1NR	2NR	3NR	3NR	1R	2NR	
end of list	2NR	3NR	1R	2R	3R	1NR	2NR	*2R	3NR	1R	

#### second chance example: exercise (2)

	А	В	С	D				В	А		C
1	А						D				?
2		В									?
3			С			С				Α	?
page list											
last added	*1R	*2R	*3R	1NR	2NR	3NR	*1R	1R	2NR	*3R	
	3NR	1R	2R	3R	1NR	2NR	3NR	3NR	1R	2NR	
end of list	2NR	3NR	1R	2R	3R	1NR	2NR	*2R	3NR	1R	
exercise: What does this access to C replace? (D, B, or A?) what is at end of list after? (PP 1, 2, or 3?)											

	А	В	С	D				В	А		С	
1	А						D					
2		В										С
3			С			С				А		
page list												
last added	*1R	*2R	*3R	1NR	2NR	3NR	*1R	1R	2NR	*3R	1NR	*2R
	3NR	1R	2R	3R	1NR	2NR	3NR	3NR	1R	2NR	3R	1NR
end of list	2NR	3NR	1R	2R	3R	1NR	2NR	*2R	3NR	1R	2NR	3R

#### second chance cons

performs poorly with big memories...

may need to scan through lots of pages to find unaccessed

likely to count accesses from a long time ago

want some variation to tune its sensitivity

#### second chance cons

performs poorly with big memories...

may need to scan through lots of pages to find unaccessed

likely to count accesses from a long time ago

want some variation to tune its sensitivity

one idea: smaller list of pages to scan for accesses



know: not referenced 'recently'



know: not referenced 'recently'



know: not referenced 'recently'



evict page at bottom of inactive list know: not referenced 'recently'



evict page at bottom of inactive list know: not referenced 'recently'





# tracking usage: CLOCK (view 1)

<i>ordered</i> list of physical pages	periodically: take page from bottom of list
	record current referenced bit
page #4: last referenced bits: $Y Y Y_{}$	clear reference bit for next pass
page #5: last referenced bits: N N N	add to top of list
page #6: last referenced bits: N Y Y	
page #7: last referenced bits: $Y N Y_{}$	
page #8: last referenced bits: $Y Y N_{}$	
page #1: last referenced bits: Y Y Y	
page #2: last referenced bits: N N N	]
page #3: last referenced bits: Y Y N	]
	—


# problems with LRU

question: when does LRU perform poorly?

### exercise: which of these is LRU bad for?

- code in a text editor for handling out-of-disk-space errors
- initial values of the shell's global variales
- on a desktop, long movies that are too big to fit in memory and played from beginning to end
- on web server, long movies that are too big to fit in memory and frequently downloaded by clients
- files that are parsed when loaded and overwritten when saved
- on web server, frequently requested HTML files

# problems with LRU

question: when does LRU perform poorly?

only reading things once

repeated scans of large amounts of data

# problems with LRU

question: when does LRU perform poorly?

only reading things once

repeated scans of large amounts of data

both common access patterns for files

# solution for LRU being bad?

one idea that Linux uses:

for file data, use different replacement policy

tries to avoid keeping around file data accessed only once

## **CLOCK-Pro:** special casing for one-use pages

by default, Linux tries to handle scanning of files one read of file data — e.g. play a video, load file into memory

basic idea: delay considering pages active until second access
second access = second scan of accessed bits/etc.

single scans of file won't "pollute" cache

without this change: reading large files slows down other programs recently read part of large file steals space from active programs

# backup slides

31 30 29 28 27 26 25 24 23 22	21 20 19 18 17	16 15 14 13	12	11 10 9	8	7	6	5	4	3	2	1	0	
Address of page directory <sup>1</sup>				Ignored						PW T	lg	nore	ed	CR3
Bits 31:22 of address of 4MB page frame	Reserved (must be 0)	Bits 39:32.of address <sup>2</sup>	P A T	Ignored	G	1	D	A	P C D	PW T	U / S	R / W	1	PDE: 4MB page
Address of	Address of page table					Ignored <b>D</b> I n			P C D	PW T	U / S	R / W	1	PDE: page table
Ignored								<u>0</u>	PDE: not present					
Address of 4	Ignored	G	P A T	D	A	P C D	PW T	U / S	R / W	1	PTE: 4KB page			
Ignored								<u>0</u>	PTE: not present					

Figure 4-4. Formats of CR3 and Paging-Structure Entries with 32-Bit Paging

	_							
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0							
Address of page directory <sup>1</sup> Ignored $\begin{bmatrix} P \\ C \\ D \end{bmatrix} \begin{bmatrix} PW \\ T \end{bmatrix}$ Ignore	d	CR3						
		DDC.						
Bits 31:22 of address of 4MB page frame page table base register (CR3) $\begin{vmatrix} A \\ D \end{vmatrix} = \begin{bmatrix} PW \\ T \\ S \end{vmatrix}$	1	4MB page						
Address of page table Ignored $\left  \begin{array}{c} \mathbf{U} \\ \mathbf{D} \\ \mathbf{U} \end{array} \right  \begin{bmatrix} \mathbf{I} \\ \mathbf{I} \\$	1	PDE: page table						
Ignored								
Address of 4KB page frame     Ignored     G $P \\ A \\ T \end{bmatrix}$ D     A $P \\ C \\ D \\ T \end{bmatrix}$ $W \\ T \\ S \\ W$								
Ignored								

Figure 4-4. Formats of CR3 and Paging-Structure Entries with 32-Bit Paging

31 30 29 28 27 26 25 24 23 22	21 20 19 18 17	16 15 14 13	12	11 10 9	8	7	6	5	4	3	2	1	0		
Address of page first-level page table entries $\begin{bmatrix} P \\ D \\ T \end{bmatrix}$ Ignored								ed	CR3						
Bits 31:22 of address of 4MB page frame	Reserved (must be 0)	Bits 39:32.of address <sup>2</sup>	P A T	Ignored	G	1	D	A	P C D	PW T	U / S	R / W	1	PDE: 4MB page	
Address of		Ignored <u>C</u>			l g n	A	P C D	PW T	U / S	R / W	1	PDE: page table			
Ignored								<u>0</u>	PDE: not present						
Address of 4KB page frame Ignored $\begin{bmatrix} G & P \\ A \\ T \end{bmatrix} \begin{bmatrix} P \\ B \\ C \end{bmatrix} \begin{bmatrix} P \\ T \\ S \end{bmatrix} \begin{bmatrix} V \\ V \\ S \end{bmatrix} \begin{bmatrix} P \\ V \\ S \end{bmatrix} \begin{bmatrix} V \\ V \\ S \end{bmatrix} \begin{bmatrix} P \\ V \\ S \end{bmatrix} \begin{bmatrix} P \\ V \\ S \end{bmatrix} \begin{bmatrix} V \\ V \\ S \end{bmatrix} \begin{bmatrix} P \\ V \\ S \end{bmatrix} \begin{bmatrix} V \\ V \\ S \end{bmatrix} \begin{bmatrix} P \\ V \\ S \end{bmatrix} \begin{bmatrix} V \\ V \\ S \end{bmatrix} \begin{bmatrix} P \\ V \\ S \end{bmatrix} \begin{bmatrix} V \\ V \\ S \end{bmatrix} \begin{bmatrix} P \\ V \\ S \end{bmatrix} \begin{bmatrix} V \\ V \\ S \end{bmatrix} \end{bmatrix} \begin{bmatrix} V \\ V \\ S \end{bmatrix} \begin{bmatrix} V \\ V \\ S \end{bmatrix} \begin{bmatrix} V \\ V \\ S \end{bmatrix} \end{bmatrix} \begin{bmatrix} V \\ V \\ S \end{bmatrix} \begin{bmatrix} V \\ V \\ S \end{bmatrix} \end{bmatrix} \begin{bmatrix} V \\ V \\ S \end{bmatrix} \begin{bmatrix} V \\ V \\ S \end{bmatrix} \end{bmatrix} \begin{bmatrix} V \\ V \\ S \end{bmatrix} \begin{bmatrix} V \\ V \\ S \end{bmatrix} \end{bmatrix} \begin{bmatrix} V \\ V \\ V \\ S \end{bmatrix} \end{bmatrix} \begin{bmatrix} V \\ V \\ S \end{bmatrix} \end{bmatrix} \begin{bmatrix} V \\ V \\ V \\ S \end{bmatrix} \end{bmatrix} \begin{bmatrix} V \\ V \\ V \\ S \end{bmatrix} \end{bmatrix} \begin{bmatrix} V \\ V \\ V \\ S \end{bmatrix} \end{bmatrix} \begin{bmatrix} V \\ V \\ V \\ V \end{bmatrix} \end{bmatrix} \end{bmatrix} \begin{bmatrix} V \\ V \\ V \\ V \end{bmatrix} \end{bmatrix} \begin{bmatrix} V \\ V \\ V \\ V \end{bmatrix} \end{bmatrix} \end{bmatrix} \begin{bmatrix} V \\ V \\ V \\ V \end{bmatrix} \end{bmatrix} \end{bmatrix} \begin{bmatrix} V \\ V \\ V \\ V \end{bmatrix} \end{bmatrix} \end{bmatrix} \begin{bmatrix} V \\ V \\ V \\ V \end{bmatrix} \end{bmatrix} \end{bmatrix} \begin{bmatrix} V \\ V \\ V \\ V \end{bmatrix} \end{bmatrix} \end{bmatrix} \begin{bmatrix} V \\ V \\ V \\ V \end{bmatrix} \end{bmatrix} \end{bmatrix} \end{bmatrix} \begin{bmatrix} V \\ V \\ V \\ V \end{bmatrix} \end{bmatrix} \end{bmatrix} \end{bmatrix} \begin{bmatrix} V \\ V \\ V \\ V \end{bmatrix} \end{bmatrix} \end{bmatrix} \begin{bmatrix} V \\ V \\ V \\ V \end{bmatrix} \end{bmatrix} \end{bmatrix} \end{bmatrix} \end{bmatrix} \begin{bmatrix} V \\ V \\ V \\ V \end{bmatrix} \end{bmatrix} \end{bmatrix} \end{bmatrix} \\ \begin{bmatrix} V \\ V \\ V \\ V \end{bmatrix} \end{bmatrix} \end{bmatrix} \end{bmatrix} \\ \begin{bmatrix} V \\ V \\ V \\ V \end{bmatrix} \end{bmatrix} \end{bmatrix} \end{bmatrix} \\ \begin{bmatrix} V \\ V \\ V \\ V \end{bmatrix} \end{bmatrix} \end{bmatrix} \\ \begin{bmatrix} V \\ V \\ V \\ V \end{bmatrix} \end{bmatrix} \end{bmatrix} \\ \begin{bmatrix} V \\ V \\ V \\ V \end{bmatrix} \end{bmatrix} \end{bmatrix} \end{bmatrix} \\ \begin{bmatrix} V \\ V \\ V \\ V \end{bmatrix} \end{bmatrix} \end{bmatrix} \\ $							1	PTE: 4KB page							
Ignored									<u>0</u>	PTE: not present					

Figure 4-4. Formats of CR3 and Paging-Structure Entries with 32-Bit Paging

)	0	1	2	3	4	5	6	7	8	10 9	2 1	13	16 15 14	21 20 19 18 17	31 30 29 28 27 26 25 24 23 22
СRЭ	red	Inor	lg	PW T	P C D		Ignored					Address of page directory <sup>1</sup>			
PDE: 4MB page	1	R / W	U / S	PW T	P C D	A	D	1	G	nored		of	Bits 39:32 address <sup>2</sup>	Reserved (must be 0)	Bits 31:22 of address of 4MB page frame
PDE: page table	1	R / W	Address of page table Ignored $\mathbf{\underline{O}}$ $\begin{bmatrix} \mathbf{I} \\ \mathbf{g} \\ \mathbf{n} \end{bmatrix} = \begin{bmatrix} \mathbf{I} \\ \mathbf{F} \\ \mathbf{D} \end{bmatrix} \begin{bmatrix} \mathbf{I} \\ \mathbf{F} \\ \mathbf{F} \end{bmatrix} \begin{bmatrix} \mathbf{V} \\ \mathbf{F} \\ \mathbf{V} \end{bmatrix} \begin{bmatrix} \mathbf{V} \\ \mathbf{F} \\ \mathbf{F} \end{bmatrix} \begin{bmatrix} \mathbf{V} \\ \mathbf{F} \\ \mathbf{V} \end{bmatrix} \begin{bmatrix} \mathbf{V} \\ \mathbf{F} \\ \mathbf{F} \end{bmatrix} \begin{bmatrix} \mathbf{V} \\ \mathbf{F} \end{bmatrix} \end{bmatrix} \begin{bmatrix} \mathbf{V} \\ \mathbf{F} \end{bmatrix} \end{bmatrix} \begin{bmatrix} \mathbf{V} \\ \mathbf{F} \end{bmatrix} \begin{bmatrix} \mathbf{V} \\ \mathbf{F} \end{bmatrix} \begin{bmatrix} \mathbf{V} \\ \mathbf{F} \end{bmatrix} \end{bmatrix} \begin{bmatrix} \mathbf{V} \\ \mathbf{F} \end{bmatrix} \begin{bmatrix} \mathbf{V} \\ \mathbf{F} \end{bmatrix} \begin{bmatrix} \mathbf{V} \\ \mathbf{F} \end{bmatrix} \end{bmatrix} \begin{bmatrix} \mathbf{V} \\ \mathbf{F} \end{bmatrix} \begin{bmatrix} \mathbf{V} \\ \mathbf{F} \end{bmatrix} \end{bmatrix} \begin{bmatrix} \mathbf{V} \\ \mathbf{V} \end{bmatrix} \begin{bmatrix} \mathbf{V} \\ \mathbf{V} \end{bmatrix} \begin{bmatrix} \mathbf{V} \\ \mathbf{V} \end{bmatrix} \end{bmatrix} \begin{bmatrix} \mathbf{V} \\ \mathbf{V} \end{bmatrix} \begin{bmatrix} \mathbf{V} \\ \mathbf{V} \end{bmatrix} \end{bmatrix} \begin{bmatrix} \mathbf{V} \\ \mathbf{V} \end{bmatrix} \end{bmatrix} \begin{bmatrix} \mathbf{V} \\ \mathbf{V} \end{bmatrix} \begin{bmatrix} \mathbf{V} \\ \mathbf{V} \end{bmatrix} \end{bmatrix} \begin{bmatrix}$												
PDE: 1 not present	<u>0</u>	second-level page table entries													
PTE: 4KB page	1	Address of 4KB page frame Ignored $\begin{bmatrix} G & P \\ A \\ T \end{bmatrix} \begin{bmatrix} P \\ A \\ D \end{bmatrix} \begin{bmatrix} P \\ A \\ C \end{bmatrix} \begin{bmatrix} P \\ P \\ T \end{bmatrix} \begin{bmatrix} V \\ A \\ S \end{bmatrix} \begin{bmatrix} P \\ V \\ S \end{bmatrix} \begin{bmatrix} V \\ V \\ S \end{bmatrix} \begin{bmatrix} P $													
PTE: not present	Ō	Ignored													
	Figure 4-4. Formats of CR3 and Paging-Structure Entries with 32-Bit Paging														

# x86-32 page table entry v addresses

physical page number	zeros									phys. page byte addr	
Address of 4KB page frame	Ignored	G	P A T	D	A	P C D	PW T	U / S	R / W	1	PTE: 4KB page
Ignored Q								<u>0</u>	PTE: not present		

flags

trick: page table entry with lower bits zeroed = physical byte address of corresponding page page # is address of page (2<sup>12</sup> byte units)

makes constructing page table entries simpler: physicalAddress | flagsBits

# x86-32 pagetables: page table entries

хv6 header: mmu.h

// Page	table/directory	entry	flags.
#define	PTE_P	0x001	// Present
#define	PTE_W	0x002	// Writeable
#define	PTE_U	0x004	// User
#define	PTE_PWT	0x008	// Write-Through
#define	PTE_PCD	0x010	// Cache-Disable
#define	PTE_A	0x020	// Accessed
#define	PTE_D	0x040	// Dirty
#define	PTE_PS	0x080	// Page Size
#define	PTE_MBZ	0x180	<pre>// Bits must be zero</pre>

// Address in page table or page directory entry
#define PTE\_ADDR(pte) ((uint)(pte) & ~0xFFF)
#define PTE\_FLAGS(pte) ((uint)(pte) & 0xFFF)

```
void output_top_level_pte_for(struct proc *p, void *address) {
  pde_t *top_level_page_table = p->pgdir;
  // PDX = Page Directory indeX
 // next level uses PTX(....)
  int index_into_pgdir = PDX(address);
  pde t top level pte = top level page table[index into pgdir];
  cprintf("top level PT for %x in PID %d\n", address, p \rightarrow pid);
  if (top level pte & PTE P) {
    cprintf("is present (valid)\n");
  }
  if (top level_pte & PTE_W) {
    cprintf("is writable (may be overriden in next level)\n");
  }
  if (top_level_pte & PTE_U) {
    cprintf("is user-accessible (may be overriden in next level)\n"
  }
  cprintf("has base address %x\n", PTE_ADDR(top_level_pte));
```

```
void output_top_level_pte_for(struct proc *p, void *address) {
  pde_t *top_level_page_table = p->pgdir;
  // PDX = Page Directory indeX
 // next level uses PTX(....)
  int index_into_pgdir = PDX(address);
  pde t top level pte = top level page table[index into pgdir];
  cprintf("top level PT for %x in PID %d\n", address, p \rightarrow pid);
  if (top level pte & PTE P) {
    cprintf("is present (valid)\n");
  }
  if (top level_pte & PTE_W) {
    cprintf("is writable (may be overriden in next level)\n");
  }
  if (top_level_pte & PTE_U) {
    cprintf("is user-accessible (may be overriden in next level)\n"
  }
  cprintf("has base address %x\n", PTE_ADDR(top_level_pte));
```

```
void output_top_level_pte_for(struct proc *p, void *address) {
  pde_t *top_level_page_table = p->pgdir;
  // PDX = Page Directory indeX
 // next level uses PTX(....)
  int index_into_pgdir = PDX(address);
  pde t top level pte = top level page table[index into pgdir];
  cprintf("top level PT for %x in PID %d\n", address, p \rightarrow pid);
  if (top level pte & PTE P) {
    cprintf("is present (valid)\n");
  }
  if (top level_pte & PTE_W) {
    cprintf("is writable (may be overriden in next level)\n");
  }
  if (top_level_pte & PTE_U) {
    cprintf("is user-accessible (may be overriden in next level)\n"
  }
  cprintf("has base address %x\n", PTE_ADDR(top_level_pte));
```

```
void output_top_level_pte_for(struct proc *p, void *address) {
  pde_t *top_level_page_table = p->pgdir;
  // PDX = Page Directory indeX
 // next level uses PTX(....)
  int index_into_pgdir = PDX(address);
  pde t top level pte = top level page table[index into pgdir];
  cprintf("top level PT for %x in PID %d\n", address, p \rightarrow pid);
  if (top level pte & PTE P) {
    cprintf("is present (valid)\n");
  }
  if (top level_pte & PTE_W) {
    cprintf("is writable (may be overriden in next level)\n");
  }
  if (top_level_pte & PTE_U) {
    cprintf("is user-accessible (may be overriden in next level)\n"
  }
  cprintf("has base address %x\n", PTE_ADDR(top_level_pte));
```

```
void output_top_level_pte_for(struct proc *p, void *address) {
  pde_t *top_level_page_table = p->pgdir;
  // PDX = Page Directory indeX
 // next level uses PTX(....)
  int index_into_pgdir = PDX(address);
  pde t top level pte = top level page table[index into pgdir];
  cprintf("top level PT for %x in PID %d\n", address, p \rightarrow pid);
  if (top level pte & PTE P) {
    cprintf("is present (valid)\n");
  }
  if (top level_pte & PTE_W) {
    cprintf("is writable (may be overriden in next level)\n");
  }
  if (top_level_pte & PTE_U) {
    cprintf("is user-accessible (may be overriden in next level)\n"
  }
  cprintf("has base address %x\n", PTE_ADDR(top_level_pte));
```

## xv6: manually setting page table entry

```
pde_t *some_page_table; // if top-level table
pte_t *some_page_table; // if next-level table
...
some_page_table[index] =
    PTE_P | PTE_W | PTE_U | base_physical_address;
/* P = present; W = writable; U = user-mode accessible */
```

# skipping the guard page

```
void example() {
    int array[2000];
    array[0] = 1000;
}
example:
    subl $8024, %esp // allocate 8024 bytes on stack
            $1000, 12(%esp) // write near bottom of allocation
    movl
        // goes beyond guard page
        // since not all of array init'd
```

```
pde t*
setupkvm(void)
{
  pde_t *pgdir;
  struct kmap *k;
  if((pgdir = (pde_t*)kalloc()) == 0)
    return 0;
  memset(pgdir, 0, PGSIZE);
  if (P2V(PHYSTOP) > (void*)DEVSPACE)
    panic("PHYSTOP too high");
  for(k = kmap; k < &kmap[NELEM(kmap)]; k++)</pre>
    if (mappages(pgdir, k->virt, k->phys end - k->phys start,
                  (uint)k \rightarrow phys start, k \rightarrow perm) < 0) {
      freevm(pgdir);
      return 0;
  return pgdir;
```

```
allocate first-level page table
("page directory")
```

```
pde t*
setupkvm(void)
  pde_t *pgdir;
  struct kmap *k;
  if((pgdir = (pde_t*)kalloc()) == 0)
    return 0;
  memset(pgdir, 0, PGSIZE);
  if (P2V(PHYSTOP) > (void*)DEVSPACE)
    panic("PHYSTOP too high");
  for(k = kmap; k < &kmap[NELEM(kmap)]; k++)</pre>
    if (mappages(pgdir, k->virt, k->phys end - k->phys start,
                  (uint)k \rightarrow phys start, k \rightarrow perm) < 0) {
      freevm(pgdir);
      return 0;
  return pgdir;
```

```
initialize to 0 — every page invalid
```

```
pde t*
setupkvm(void)
  pde_t *pgdir;
  struct kmap *k;
  if((pgdir = (pde_t*)kalloc()) == 0)
    return 0;
  memset(pgdir, 0, PGSIZE);
  if (P2V(PHYSTOP) > (void*)DEVSPACE)
    panic("PHYSTOP too high");
  for(k = kmap; k < &kmap[NELEM(kmap)]; k++)</pre>
    if (mappages(pgdir, k->virt, k->phys end - k->phys start,
                  (uint)k \rightarrow phys start, k \rightarrow perm) < 0) {
      freevm(pgdir);
      return 0;
  return pgdir;
```

```
iterate through list of kernel-space mappings
pde t*
                        for everything above address 0x8000 0000
setupkvm(void)
                        (hard-coded table including flag bits, etc.
  pde_t *pgdir;
                        because some addresses need different flags
  struct kmap *k;
                        and not all physical addresses are usable)
  if((pgdir = (pde_t*
    return 0;
  memset(pgdir, 0, PGSIZE);
  if (P2V(PHYSTOP) > (void*)DEVSPACE)
    panic("PHYSTOP too high");
  for(k = kmap; k < &kmap[NELEM(kmap)]; k++)</pre>
    if (mappages(pgdir, k->virt, k->phys end - k->phys start,
                  (uint)k \rightarrow phys start, k \rightarrow perm) < 0) {
      freevm(pgdir);
      return 0;
  return pgdir;
```

```
create new page table (kernel mappings)
                 on failure (no space for new second-level page tales)
pde t*
setupkvm(void) | free everything
  pde_t *pgdir;
  struct kmap *k;
  if((pgdir = (pde_t*)kalloc()) == 0)
    return 0;
  memset(pgdir, 0, PGSIZE);
  if (P2V(PHYSTOP) > (void*)DEVSPACE)
    panic("PHYSTOP too high");
  for(k = kmap; k < &kmap[NELEM(kmap)]; k++)</pre>
    if (mappages(pgdir, k->virt, k->phys end - k->phys start,
                 (uint)k \rightarrow phys start, k \rightarrow perm) < 0) {
      freevm(pgdir);
      return 0;
  return pgdir;
```

# reading executables (headers)

xv6 executables contain list of sections to load, represented by:

struct proghdr { uint type; uint flags; uint align; };

/\* <-- debugging-only or not? \*/</pre> uint off; /\* <-- location in file \*/</pre> uint filesz; /\* <-- amount to load \*/</pre> /\* <-- readable/writeable (ignored) \*/

# reading executables (headers)

xv6 executables contain list of sections to load, represented by:

if((sz = allocuvm(pgdir, sz, ph.vaddr + ph.memsz)) == 0)
goto bad;

...
if(loaduvm(pgdir, (char\*)ph.vaddr, ip, ph.off, ph.filesz) < 0)
goto bad;</pre>

# reading executables (headers)

xv6 executables contain list of sections to load, represented by:

struct proghdr { sz — top of heap of new program uint type; name of the field in struct proc uint off; uint vaddr; /\* <-- location in memory \*/ uint paddr; /\* <-- confusing ignored field \*/
uint filesz; /\* <-- amount to load \*/</pre> /\* <-- readable/writeable (ignored) \*/ uint flags; uint align; }; if((sz = allocuvm(pgdir, sz, ph.vaddr + ph.memsz)) == 0) goto bad; . . . if(loaduvm(pgdir, (char\*)ph.vaddr, ip, ph.off, ph.filesz) < 0) goto bad;

```
loaduvm(pde_t *pgdir, char *addr, struct inode *ip, uint offset, uin
ł
  . . .
  for(i = 0; i < sz; i += PGSIZE){</pre>
    if((pte = walkpgdir(pgdir, addr+i, 0)) == 0)
      panic("loaduvm: address should exist");
    pa = PTE ADDR(*pte);
    if(sz - i < PGSIZE)
      n = sz - i:
    else
      n = PGSIZE:
    if(readi(ip, P2V(pa), offset+i, n) != n)
      return -1;
  }
  return 0;
```

```
get page table entry being loaded
loaduvm(pde_t *pgdir, char *addr
                                                                        uir
                                    already allocated earlier
                                    look up address to load into
  . . .
  for(i = 0; i < sz; i += PGSIZE____</pre>
    if((pte = walkpgdir(pgdir, addr+i, 0)) == 0)
      panic("loaduvm: address should exist");
    pa = PTE ADDR(*pte);
    if(sz - i < PGSIZE)</pre>
      n = sz - i:
    else
      n = PGSIZE:
    if(readi(ip, P2V(pa), offset+i, n) != n)
      return -1;
  return 0;
```

```
loaduvm(pde_t *pgdir, ch
{
    get physical address from page table entry
    convert back to (kernel) virtual address
                                                                                 uiı
                             for read from disk
   . . .
  for(i = 0; i < sz; i + - PUSIZE)</pre>
     if((pte = walkpgdir(pgdir, addr+i, 0)) == 0)
       panic("loaduvm: address should exist"):
     pa = PTE ADDR(*pte);
     if(sz - i < PGSIZE)
       n = sz - i;
     else
       n = PGSIZE:
     if(readi(ip, P2V(pa), offset+i, n) != n)
       return -1;
  return 0;
```

#### loading user pages from executable loaduvm(pde\_t \*pgdir { ... for(i = 0; i < sz; if((pte = walkpgdir(pgdir, addr+i, 0)) == 0) panic("loaduvm: address should exist"); pa = PTE ADDR(\*pte);

if(readi(ip, P2V(pa), offset+i, n) != n)

if(sz - i < PGSIZE)
n = sz - i;</pre>

n = PGSIZE:

return -1;

else

return 0;

```
51
```

uiı

```
\begin{array}{c} \begin{array}{c} \text{copy from file (represented by struct inode) into memory} \\ 1 \end{array} \\ \begin{array}{c} \text{P2V(pa)} & - \text{mapping of physical addresss in kernel memory} \end{array} \end{array}
```

```
. .
for(i = 0; i < sz; i += PGSIZE){</pre>
  if((pte = walkpgdir(pgdir, addr+i, 0)) == 0)
    panic("loaduvm: address should exist");
 pa = PTE ADDR(*pte);
  if(sz - i < PGSIZE)</pre>
    n = sz - i:
 else
    n = PGSIZE;
  if(readi(ip, P2V(pa), offset+i, n) != n)
    return -1;
return 0;
```

uiı

# Linux: forward mapping



# Linux: forward mapping



# Linux: forward mapping


# Linux: forward mapping



# Linux: forward mapping



# sketch: implementing mmap

access mapped file for first time, read from disk (like swapping when memory was swapped out)

write "mapped" memory, write to disk eventually need to detect whether writes happened usually hardware support: dirty bit

extra detail: other processes should see changes all accesses to file use same physical memory how? OS tracks copies of files in memory

# xv6: setting process page tables (exec())

- exec step 1: create new page table with kernel mappings
   done in setupkvm(), which calls mappages()
- exec step 2a: allocate memory for executable pages
   allocuvm() in loop
   new physical pages chosen by kalloc()
- exec step 2b: load from executable file
   copying from executable file implemented by loaduvm()
- exec step 3: allocate pages for heap, stack (allocuvm() calls)

# xv6: setting process page tables (exec())

- exec step 1: create new page table with kernel mappings
   done in setupkvm(), which calls mappages()
- exec step 2a: allocate memory for executable pages
   allocuvm() in loop
   new physical pages chosen by kalloc()
- exec step 2b: load from executable file
   copying from executable file implemented by loaduvm()
- exec step 3: allocate pages for heap, stack (allocuvm() calls)

# minor and major faults

minor page fault

page is already in memory ("page cache") just fill in page table entry

major page fault

page not already in memory ("page cache") need to allocate space possibly need to read data from disk/etc.

# Linux: reporting minor/major faults

```
$ /usr/bin/time --verbose some-command
        Command being timed: "some-command"
        User time (seconds): 18.15
        System time (seconds): 0.35
        Percent of CPU this job got: 94%
        Elapsed (wall clock) time (h:mm:ss or m:ss): 0:19.57
        Maximum resident set size (kbytes): 749820
       Average resident set size (kbytes): 0
        Major (requiring I/O) page faults: 0
        Minor (reclaiming a frame) page faults: 230166
        Voluntary context switches: 1423
        Involuntary context switches: 53
        Swaps: 0
```

Exit status: 0

# swapping

historical major use of virtual memory is supporting "swapping" using disk (or SSD, ...) as the next level of the memory hierarchy

process is allocated space on disk/SSD

memory is a cache for disk/SSD only need keep 'currently active' pages in physical memory

# swapping

historical major use of virtual memory is supporting "swapping" using disk (or SSD, ...) as the next level of the memory hierarchy

process is allocated space on disk/SSD

memory is a cache for disk/SSD only need keep 'currently active' pages in physical memory

swapping  $\approx$  mmap with "default" files to use

# HDD/SDDs are slow

HDD reads and writes: milliseconds to tens of milliseconds minimum size: 512 bytes writing tens of kilobytes basically as fast as writing 512 bytes

SSD writes and writes: hundreds of microseconds designed for writes/reads of kilobytes (not much smaller)

# HDD/SDDs are slow

HDD reads and writes: milliseconds to tens of milliseconds minimum size: 512 bytes writing tens of kilobytes basically as fast as writing 512 bytes

SSD writes and writes: hundreds of microseconds designed for writes/reads of kilobytes (not much smaller)

# HDD/SDDs are slow

HDD reads and writes: milliseconds to tens of milliseconds minimum size: 512 bytes writing tens of kilobytes basically as fast as writing 512 bytes

SSD writes and writes: hundreds of microseconds designed for writes/reads of kilobytes (not much smaller)

## virtual address/file offset $\rightarrow$ location on disk



# Linux: tracking swapped out pages

- need to lookup location on disk
- potentially one location for every virtual page
- trick: store location in "ignored" part of page table entry instead of physical page #, permission bits, etc., store offset on disk

Address of 4KB page frame	Ignored	G	P A T	D	A	P C D	PW T	U / S	R / W	1	PTE: 4KB page
Ignored										<u>0</u>	PTE: not present

Figure 4-4. Formats of CR3 and Paging-Structure Entries with 32-Bit Paging



# tracking physical pages: finding free pages

Linux has list of "least recently used" pages:

```
struct page {
    ...
    struct list_head lru; /* list_head ~ next/prev pointer */
    ...
};
```

how we're going to find a page to allocate (and evict from something else)

later — what this list actually looks like (how many lists, ...)

# predicting the future?

can't really...

look for common patterns

# working set intuition

say we're executing a loop

what memory does this require?

code for the loop

code for functions called in the loop and functions they call

data structures used by the loop and functions called in it, etc.

only uses a subset of the program's memory

# the working set model

one common pattern: working sets

at any time, program is using a subset of its memory

...called its working set

rest of memory is inactive

...until program switches to different working set

## working sets and running many programs

give each program its working set

...and, to run as much as possible, not much more inactive — won't be used

## working sets and running many programs

give each program its working set

...and, to run as much as possible, not much more inactive — won't be used

replacement policy: identify working sets  $\approx$  recently used data replace anything that's not in in it

#### cache size versus miss rate



Figure 3: Miss rates versus cache size. Data assumes a shared 4-way associative cache with 64 byte lines. WS1 and WS2 refer to important working sets which we analyze in more detail in Table 2. Cache requirements of PARSEC benchmark programs can reach hundreds of megabytes.

# estimating working sets

working set  $\approx$  what's been used recently except when program switching working sets

- so, what a program recently used  $\approx$  working set
- can use this idea to estimate working set (from list of memory accesses)

# estimating working sets

working set  $\approx$  what's been used recently except when program switching working sets

so, what a program recently used  $\approx$  working set

can use this idea to estimate working set (from list of memory accesses)

## recording accesses

goal: "check is this physical page still being used?"

software support: temporarily mark page table invalid use resulting page fault to detect "yes"

hardware support: accessed bits in page tables hardware sets to 1 when accessed

# temporarily invalid PTE (software support)

...

program 1 mov 0x123456, %ecx mov 0x123789, %ecx ... mov 0x123300, %ecx

the kernel

(OS exception's handler)

page table for program 1

VPN present? writable? PPN .... 0x00000 0 \_ \_ \_ \_ \_ \_ ... 0x00001 0 \_ \_ \_ \_ \_ \_ ... ••• ... ... ... ••• 0x00123 0 0x4442 0 ... ... .... ... ••• ...

OS page info

PPN	last known access?	
•••	•••	
0x04442	(never)	
•••	•••	•••



VPN	present?	writable?		PPN
0x00000	0			
0x00001	0			
		•••		
0x00123	0	0	•••	0x4442
•••				





#### ••• ••• at time X 0x04442 ••• ... ... 75

### temporarily invalid PTE (software support)

program 1 mov **0x123**456, %ecx ... mov **0x123**789, %ecx mov **0x123**300, %ecx processor does lookup no page fault, not recorded in OS info page table for program 1

	VPN	present?	writable?		PPN
	0x00000	0		•••	
	0x00001	0		•••	
		•••	•••	•••	•••
-	0x00123	1	0	•••	0x4442

the kernel

(OS exception's handler)

PPN

•••

...

OS	page	info
00	P <sup>u</sup> B <sup>u</sup>	

last known

access?

#### ••• ••• at time X 0x04442 ••• ... ... 75

### temporarily invalid PTE (software support)

program 1 mov **0x123**456, %ecx ... mov **0x123**789, %ecx mov **0x123**300, %ecx processor does lookup no page fault, not recorded in OS info page table for program 1

	VPN	present?	writable?		PPN
	0x00000	0		•••	
	0x00001	0		•••	
		•••	•••	•••	•••
-	0x00123	1	0	•••	0x4442

the kernel

(OS exception's handler)

PPN

•••

...

OS	page	info
00	P <sup>u</sup> B <sup>u</sup>	

last known

access?





# temporarily invalid PTE (software support)

program 1

mo∨ 0x123456, %ecx mo∨ 0x123789, %ecx …

•••

mov **0x123**300, %ecx

#### processor does lookup

#### page table for program 1

VPN present? writable? PPN .... 0x00000 0 \_ \_ \_ ... 0x00001 \_ \_ \_ 0 ... ••• ... ... ... ••• 0x00123 0x4442 0 0 ... ... .... ... ••• ...

... ••• (OS exception's handler)

the kernel

#### oops! page fault

OS page info





## accessed bit usage (hardware support)

program 1 mov **0x123**456, %ecx mov **0x123**789, %ecx ...

the kernel

(OS exception's handler)

...

...

...

mov **0x123**300, %ecx

#### page table for program 1

VPN	present?	accessed?	writable?		PPN
0x00000	0				
0x00001	0			•••	
•••			•••	•••	•••
0x00123	1	0	0	•••	0x4442
•••			•••	•••	

#### accessed bit usage (hardware support) program 1 the kernel mov 0x123456, %ecx ... mov 0x123789, %ecx (OS exception's handler) ... mov 0x123300, %ecx processor does lookup sets accessed bit to 1

#### page table for program 1

VPN	present?	accessed?	writable?		PPN
0×00000	0				
0x00001	0			•••	
•••			•••	•••	
0x00123	1	0	0	•••	0x4442
•••			•••	•••	•••
#### accessed bit usage (hardware support) program 1 the kernel mov 0x123456, %ecx ... mov 0x123789, %ecx (OS exception's handler) ... mov 0x123300, %ecx processor does lookup sets accessed bit to 1

#### page table for program 1

VPN	present?	accessed?	writable?		PPN
0×00000	0			•••	
0×00001	0			•••	
•••			•••	•••	•••
0x00123	1	1	0	•••	0x4442
•••			•••	•••	•••

#### accessed bit usage (hardware support) program 1 the kernel mov **0x123**456, %ecx ... mov **0x123**789, %ecx (OS exception's handler) ... ... mov **0x123**300, %ecx processor does lookup keeps access bit set to 1 page table for program 1 VPN present? accessed? writable? PPN 0x00000 0 ... 0x00001 0 ••• ••• ••• ••• ••• ••• ... 0x00123 0x4442 ••• •••

•••

•••

•••

...

•••

#### accessed bit usage (hardware support) program 1 the kernel mov **0x123**456, %ecx ... mov **0x123**789, %ecx (OS exception's handler) ... ... mov **0x123**300, %ecx processor does lookup keeps access bit set to 1 page table for program 1 VPN present? accessed? writable? PPN 0x00000 0 ... 0x00001 0 ••• ••• ••• ••• ••• ••• ... 0x00123 0x4442 ••• •••

•••

•••

•••

...

•••

#### accessed bit usage (hardware support) program 1 the kernel mov **0x123**456, %ecx ... mov **0x123**789, %ecx (OS exception's handler) ... ... mov **0x123**300, %ecx OS reads + records +page table for program 1 clears access bit VPN present? accessed? writable? PPN 0x00000 0 \_ \_ \_ ... 0x00001 0 \_ ••• ••• ••• ••• ••• ••• ••• 0x00123 0x4442 ••• ••• ••• ••• ••• ••• ...

#### accessed bit usage (hardware support) program 1 the kernel mov **0x123**456, %ecx ... mov **0x123**789, %ecx (OS exception's handler) ... ... mov **0x123**300, %ecx OS reads + records +page table for program 1 clears access bit VPN present? accessed? writable? PPN 0x00000 0 \_ \_ \_ ... 0x00001 0 \_ ••• ••• ••• ••• ••• ••• ••• 0x00123 0x4442 ••• ••• ••• ••• ••• ••• ...

## accessed bit usage (hardware support)

program 1 mov 0x123456, %ecx mov 0x123789, %ecx ...

the kernel

(OS exception's handler)

...

•••

\_\_\_\_\_mov **0x123**300, %ecx

processor does lookup

sets accessed bit to 1 (again)

#### page table for program 1

VPN	present?	accessed?	writable?		PPN
0x00000	0				
0x00001	0			•••	
•••	•••	•••	•••	•••	•••
0x00123	1	0	0	•••	0x4442
•••	•••			•••	•••

## accessed bit usage (hardware support)

program 1 mov 0x123456, %ecx mov 0x123789, %ecx ...

the kernel

(OS exception's handler)

...

•••

\_\_\_\_\_mov **0x123**300, %ecx

processor does lookup

sets accessed bit to 1 (again)

#### page table for program 1

VPN	present?	accessed?	writable?		PPN
0x00000	0				
0x00001	0			•••	
•••	•••	•••	•••	•••	•••
0x00123	1	1	0		0x4442
•••	•••			•••	•••

### accessed bits: multiple processes

#### page table for program 1

VPN	present?	accessed?	writable?		PPN
0x00000	0	<b></b>			
0x00001	0			•••	
•••	•••				
0x00123	1	0	0		0x4442
•••	•••				

page table for program 2

VPN	present?	accessed?	writable?		PPN
0x00000	0				
0x00001	0				
•••	•••	•••	•••	•••	•••
0x00483	1	1	0	•••	0x4442
•••					•••

OS needs to clear+check **all** accessed bits for the physical page

# dirty bits

"was this part of the mmap'd file changed?"

"is the old swapped copy still up to date?"

software support: temporarily mark read-only

hardware support: *dirty bit* set by hardware same idea as accessed bit, but only changed on writes

## x86-32 accessed and dirty bit

1				_								
	Address of 4KB page frame	Ignored	G	P A T	D	А	P C D	PW T	U / S	R / W	1	PTE: 4KB page
	Ignored								<u>0</u>	PTE: not present		

Figure 4-4. Formats of CR3 and Paging-Structure Entries with 32-Bit Paging

- A: acccessed processor sets to 1 when PTE used used = for read or write or execute likely implementation: part of loading PTE into TLB
- D: dirty processor sets to 1 when PTE is used for write

# lazy replacement?

so far: don't do anything special until memory is full

only then is there a reason to writeback pages or evict pages

# lazy replacement?

so far: don't do anything special until memory is full

only then is there a reason to writeback pages or evict pages

but real OSes are more proactive

### non-lazy writeback

what happens when a computer loses power

how much data can you lose?

if we never run out of memory...all of it? no changed data written back

solution: track or scan for dirty pages and writeback

example goals:

lose no more than 90 seconds of data force writeback at file close

•••

## non-lazy eviction

so far — allocating memory involves evicting pages

hopefully pages that haven't been used a long time anyways

#### non-lazy eviction

so far — allocating memory involves evicting pages

hopefully pages that haven't been used a long time anyways

alternative: evict earlier "in the background" "free": probably have some idle processor time anyways

allocation = remove already evicted page from linked list (instead of changing page tables, file cache info, etc.)

# xv6 page table-related functions

kalloc/kfree — allocate physical page, return kernel address

walkpgdir — get pointer to second-level page table entry
...to check it/make it valid/invalid/point somewhere/etc.

mappages — set range of page table entries
implementation: loop using walkpgdir

allockvm — create new set of page tables, set kernel (high) part entries for 0x8000 0000 and up set allocate new first-level table plus several second-level tables

allocuvm — allocate new user memory setup user-accessible memory allocate new second-level tables as needed

deallocuvm — deallocate user memory