

# CS 6354: Tomasulo

21 September 2016

1

## To read more...

This day's paper:

Tomasulo, "An Efficient Algorithm for Exploiting Multiple Arithmetic Units"

Supplementary readings:

Hennessy and Patterson, *Computer Architecture: A Quantitative Approach*, section 3.4-5

Shin and Lipatsi, *Modern Processor Design*, section 5.2

# Intel Skylake




Image: Intel Optimization Reference Manual

2

# Scheduling

## How can we reorder instructions?

Without changing the answer

3

## Recall: Data hazards

Instructions had **wrong data**

... because they weren't executed one-at-a-time

Example: reading old value of register

4

## Recall: Read-after-Write

$r1 \leftarrow r2 + r3$

$r5 \leftarrow r1 - r5$

	$r1 \leftarrow r2 + r3$	$r4 \leftarrow r1 - r5$
1	IF	
2	ID: read r2, r3	IF
3	EX: $\text{temp1} \leftarrow r2 + r3$	ID: read <b>r1</b> , r5
4	MEM	EX: $\text{temp2} \leftarrow r1 - r5$
5	WB: <b>r1</b> $\leftarrow \text{temp}$	MEM
6		WB: $r4 \leftarrow \text{temp2}$

5

## Write-after-Write

$r1 \leftarrow r2 + r3$  ; (1)

...

$r1 \leftarrow r6 + r7$  ; (2)

$r4 \leftarrow r2 + r1$  ; (3)

time	$r1 \leftarrow r2 + r3$	$r1 \leftarrow r6 + r7$	$r4 \leftarrow r2 + r1$
1		read r6, r7	
2	read r2, r3	compute	
3	compute	write r1	
4	<b>write r1</b>		
5			
6		<b>value read</b>	<b>read r1, r2</b>
7			compute

*(Note: A red dashed arrow points from the 'value read' in time 6 back to the 'write r1' in time 4. A blue dashed arrow points from the 'write r1' in time 4 to the 'read r1, r2' in time 6, labeled 'desired value'.)*

6

## Write-after-Read

$r1 \leftarrow r2 + r3$  ; (1)

$r3 \leftarrow r4 + r5$  ; (2)

time	$r1 \leftarrow r2 + r3$	$r3 \leftarrow r4 + r5$
1		read r4, r5
2		compute
3		write <b>r3</b>
4	read r2, <b>r3</b>	
5	compute	
6	write r1	

7

## Types of Data Hazards

Read-after-Write (RAW)

also called: true dependence

Write-after-Write (WAW)

also called: output dependence

Write-after-Read (WAR)

also called: anti-dependence

8

## a problem with names

write-after-write

$r1 \leftarrow r2 + r3 \quad ; (1)$

$r1 \times \leftarrow r6 + r7 \quad ; (2)$

$r4 \leftarrow r2 + r1 \times \quad ; (3)$

write-after-read

$r1 \leftarrow r2 + r3 \quad ; (1)$

$r3 \times \leftarrow r4 + r5 \quad ; (2)$

no problem if we used a **different name each write**

9

## register renaming

original code

with renaming

$r1 \leftarrow r2 + r3$  new1  $\leftarrow r2 + r3 \quad ; (1)$

$r7 \leftarrow r1 + r3$  new2  $\leftarrow$  new1  $+ r3 \quad ; (2)$

$r1 \leftarrow r6 + r7$  new3  $\leftarrow r6 + r7 \quad ; (3)$

$r4 \leftarrow r2 + r1$  new4  $\leftarrow r2 +$  new3  $\quad ; (4)$

$r2 \leftarrow r4 + r5$  new5  $\leftarrow r4 + r5 \quad ; (5)$

new name	old name	from	up to
new1	r1	(1)	(2)
new2	r7	(2)	—
new3	r1	(3)	—
new4	r4	(4)	—
new5	r2	(5)	—

10

## scheduling with renaming

different architectural (external) and internal register names

new internal name on **each write**

11

## register renaming state

original code	with renaming
<b>r1</b> ← r2 + r3	<b>x09</b> ← x02 + x03
<b>r7</b> ← r1 + r3	<b>x10</b> ← <b>x09</b> + x03
<b>r1</b> ← r6 + <b>r7</b>	x11 ← x06 + <b>x10</b>
<b>r4</b> ← r2 + r1	<b>x12</b> ← x02 + x11
<b>r2</b> ← r4 + r5	<b>x13</b> ← x12 + x05

external name	internal name
r1	x01 <b>x09 x11</b>
r2	x02 <b>x13</b>
r3	x03
r4	x04 <b>x12</b>
r5	x05
r6	x06
r7	x07 <b>x10</b>
r8	x08

12

## Diversion: SSA

compiler technique: static single-assignment (SSA) form

rewrite code as code with immutable variables only

makes optimization easier

if you know it — this will seem familiar

13

## scheduling with renaming

#	(renamed) instructions	run on	done?
(1)	x05 ← Mem[x03]	<b>Load</b>	yes
(2)	x06 ← x01 + x02	<b>Add1</b>	yes
(3)	x07 ← x01 × x02	<b>Mult</b>	yes
(4)	x08 ← x05 × x04	Mult	yes
(5)	x09 ← <b>x05</b> + x04	Add2	yes
(6)	x10 ← x07 + <del>x06</del>	Add1	yes

int. name	ready?
x01	yes
x02	yes
x03	yes
x04	yes
x05	<b>yes</b>
x06	no
x07	yes
x08	yes
x09	yes
x10	yes

Might have second adder, but x5 is not ready.

time

x08	yes
x09	yes
x10	yes

14

## handling variable times

scheduling is **reactive**

Load took longer? Doesn't matter.

Don't try to start things until ready.

15

## Running out of register names?

recycle names with no operations, external name still out of names? don't issue more instructions

16

## reservation stations vs registers

Tomasulo paper doesn't seem to have extra registers


But has reservation stations

... with tags

these are extra registers and their names

17

## pieces in Tomasulo



18

## scheduling with reservation buffers

#	(renamed) instructions	run on	done?
(1)	$x05 \leftarrow \text{Mem}[x03]$	Load	yes
(2)	$x06 \leftarrow x01 + x02$	Add1	yes
(3)	$x07 \leftarrow x01 \times x02$	Mult	yes
(4)	$x08 \leftarrow x05 \times x04$	Mult	
(5)	$x09 \leftarrow x05 + x04$	Add2	
(6)	$x10 \leftarrow x07 + x06$	Add1	yes

dispatching transmits register values

	Add1	Add2	Mult	Load
source 1 tag	x01x07	x05	x01x05	x03
source 1 ready?	yesnoyes	noyes	yesnoyes	yes
source 2 tag	x02x06	x04	x02x04	
source 2 ready?	yesyes	yes	yes	
sink tag	x06x10	x09	x07x08	x05

19

## common data bus

results are broadcast here

tag  $\approx$  internal register name

reservation stations listen for operands

register file listens for register values

keeps register file from being bottleneck

fancy buses: multiple value+tags per clock cycle

20

## issuing instructions


assign tags for operands

instruction will execute when operands are ready

handles variable length operations (e.g. loads)

21

## integrating with reorder buffer



22

## integrating with reorder buffer (2)

reorder buffer just another thing listening on bus

23

## multiple entries in reservation stations

instead of dispatching one instruction, issue a list  
reservation station starts whichever one gets  
operands first

24

## variations on reservation stations

Intel P6: shared reservation station for all types of  
operations

MIPS R10000 (next Monday's paper): read from  
shared register file (with renaming)

25

## Intel P6 execution unit datapaths




Image: Shen and Lipatsi, Figure 7.14

26

## summary

register renaming to avoid data hazards  
otherwise even write-after-write, write-after-read a  
problem

shared bus to communicate results

register file, reservation buffers listen on bus  
can dispatch to buffer before value ready

27