Directory-based	Cache Coherency

### To read more...

This day's papers:

Lenoski et al, "The Directory-Based Cache Coherence Protocol for the DASH Multiprocessor"

Supplementary readings:

Hennessy and Patterson, section 5.4 Molka et al, "Cache Coherence Protocol and Memory Performance of the Intel Haswell-EP Architecture" Le et al, "IBM POWER6 Microarchitecture"

### Coherency

single 'responsible' cache for possibly changed values

can find out who is responsible

can take over responsibility

snooping: by asking everyone

optimizations:

avoid asking if you can remember (exclusive) allow serving values from cache without going through memory

## Scaling with snooping

shared bus


even if not actually a bus — need to broadcast

paper last time showed us little benefit after approx. 15 CPUs

(but depends on workload)

worse with fast caches?

### **DASH** topology




### **DASH:** the local network

shared bus with 4 processors, one memory

CPUs are unmodified

### **DASH: directory components**



### directory controller pretending (1)

5






Figure 3: Directory board block diagram.


6

directory board pretends to be another memory

... that happens to speak to remote systems








### remote read

### directory information


state: two bits


bit-vector for every block: which caches store it?

total space per cache block: bit vector: size = number of nodes state: 2 bits (to store 3 states)



### remote read: uncached/shared







### read: dirty-remote

remote CPU remote	e dir home	e dir home bus	owning dir	owning bus
<u>read!</u>	read!	writeback and r		
value (finish read	5	value value write value!		ad! lue


### read-for-ownership: uncached




### read-for-ownership: shared



### read-for-ownership: dirty-remote



### why the ACK



### dropping cached values

directory holds worst case

a node might not have a value the directory thinks it has

### NUMA

Read Operations	
Hit in 1st Level Cache	1 pclock
Fill from 2nd Level Cache	12 pclock
Fill from Local Cluster	22 pclock
Fill from Remote Cluster	61 pclock
Fill from Dirty Remote, Remote Home	80 pclock
Fill operations fetch 16 byte cache blocks an the write-buffer before fetching the read-mis	
Write Operations	
Hit on 2nd Level Owned Block	3 pclock
Owned by Local Cluster	18 pclock
Owned in Remote Cluster	57 pclock
Owned in Dirty Remote, Remote Home	76 pclock
Write operations only stall the write-buffer, processor, while the fill is outstanding. Write delays assume Release Consistency (1 not wait for remote invalidates to be ackn	i.e. they do

### **Big machine cache coherency?**

Cray T3D (1993) — up to 256 nodes with 64MB of RAM each

32-byte cache blocks

8KB data cache per processor

no caching of remote memories (like T3E)

hypothetical today: adding caching of remote memories

### Directory overhead: adding to T3D

T3D: 256 nodes, 64MB/node

32 bytes cache blocks: 2M cache blocks/node

256 bits for bit vector  $+\ 2$  bits for state  $=\ 258$  bits/cache block

64.5 MB/node in overhead alone

# Decreasing overhead: sparse directory

23

25

# **Decreasing overhead: distributed directory**

most memory only stored in small number of caches store linked list of nodes with item cached each node has pointer to next entry on linked list around 80 KB overhead/node

 $\ldots$  but hugely more complicated protocol

### Real directories: Intel Haswell-EP

2 bits/cache line — in-memory .4% overhead stored in ECC bits — loss of reliability

14KB cache for directory entries

cached entries have bit vector (who might have this?)

otherwise — broadcast instead

### **Real directories: IBM POWER6**

1 bit/cache line — possibly remote or not .1% overhead stored in ECC bits — loss of reliability

extra bit for each cache line

no storage of remote location of line

### software distributed shared memory

can use page table mechanisms to share memory

implement MSI-like protocol in software

using pages instead of cache blocks

writes: read-only bit in page table

reads: remove from page table

really an OS topic

### Aside: POWER6 cache coherency

State	Description		Authority		Sharers	Castout	Source data
I	Invalid		None		N/A	N/A	N/A
ID	Deleted, do not allocate	;	None		N/A	N/A	N/A
S	Shared		Read		Yes	No	No
SL	Shared, local data source	æ	Read		Yes	No	At request
Т	Formerly MU, now sha	red	Update		Yes	Yes	If notification
TE	Formerly ME, now sha	red	Update		Yes	No	If notification
М	Modified, avoid sharing	ţ	Update		No	Yes	At request
ME	Exclusive		Update		No	No	At request
MU	Modified, bias toward s	haring	Update		No	Yes	At request
State	Description		Authority		Sharers	Castout	Source data
G	Invalid, cached scope-s	tate	N/A		N/A	N/A	N/A
N	Invalid, scope predictor		N/A		N/A	N/A	N/A
ſN	Formerly MU, now sha	ared	Update		Yes	Yes	If notification
ſEN	Formerly ME, now sha	red	Update		Yes	No	If notification
State	Implied scope state	Scope-state	e castout	М	Local		Optional, local
	None	None		ME	Local		None
D	None	None		MU	Local		Optional, local
5	Unknown	None		IG	Existing copie	es probably global	Required, global
SL	Unknown	None		IN	Existing copie	es probably local	None
	Shared copies probably global	Required.		TN	Tables: Le e	tal. "IBM POWE	R6 microarchitectu

### handling pending invalidations

can get requests while waiting to finish request

could queue locally

instead — negative acknowledgement

retry and timeout


29

# what is release consistency? "release" does not complete until prior operations<br/>happen idea: everything sensitive done in (lock)<br/>acquire/release acquire/release


### simple inconsistencies

starting: shared A = B = 1Node 1 Node 2 A = 2 x = BB = 2 y = Apossible for x = 2, y = 1

### timeline: out-of-order writes



### timeline: out-of-order reads



### cost of consistency

wait for each read before starting next one wait for ACK for each write that needs invalidations

### release consistency utility

acquire lock — wait until someone else's release finished

release lock — your operations are visible

programming discipline: always lock

### inconsistency

gets more complicated with more nodes very difficult to reason about topic of next Monday's papers

### implementing the release/fence

need to wait for all invalidations to actually complete if a full fence, need to make sure reads complete, too otherwise, let them execute as fast as possible


# cost of implementing sequential consistency

better consistency would stop pipelining of reads/writes

recall: big concern of, e.g, T3E

dramatically increased latency






### deadlock


39

41




buffer for one pending request everyone out of space!

### deadlock: larger buffer



### mitigation 1: multiple networks



 A
 B
 C

 read X
 read X
 read Y

 writeback Y
 writeback X
 sorry I'm busy

 writeback Y
 writeback X
 sorry I'm busy

 writeback Y
 sorry I'm busy
 writeback X

 sorry I'm busy
 writeback X
 sorry I'm busy

A, C waiting for ACK for it's operation out of space for new operations

### deadlock detection

negative acknowledgements


timeout for retries

takes too long — enter deadlock mitigation mode

refuse to accept new requests that generate other requests

45

43



### better techniques for correctness (1)

techniques from program verification

usually on abstract description of protocol

challenge: making sure logic gate implementation matches

### better techniques for correctness (2)

specialized programming languages for writing coherency protocols

still an area of research

### efficiency of synchronization

special synchronization primitive — queue-based lock

problem without: hot spots

# contended lock with read-modify-write

best case: processors check value in cache, wait for invalidation

on invalidation: every processor tries to read-for-ownership the lock

one succeeds, but tons of network traffic

### other directions in cache coherency

identify access patterns — write-once, producer/consumer, etc.

can handle those better

pattern: processors read, then write value a lot?

optimization: treat those reads as read-exclusives

new states in coherency protocol to track pattern

### next week: focus group

last approx 20 minutes of class: consultant from CTE (Center for Teaching Excellence)

hope to get actionable feedback on how I can improve this class (this semester and in the future)

please stay, but I won't know

51

### next time: papers

Adve and Gharachorloo. "Shared Memory Consistency Models: A Tutorial"

Section 1 (only) of Boehm and Adve, "Foundations of the C++ Concurrency Memory Model"