HW2 review / GPUs

To read more...


This day's papers:


Lee et al, "Debunking the 100X GPU vs. CPU myth: an evaluation of throughput computing on CPU and GPU" $\,$


Lee et al, "Exploring the Design Space of SPMD Divergence Management on Data-Parallel Architectures"


Supplementary readings:


Volokv and Demmel, "Benchmarking GPUs to Tune Dense Linear Algebra"














gem5 noutrafin order CPU stages




overlap possible: execute



overlap possible: execute



overlap possible: execute



overlap possiblities

Load Queue

Load Queue

Instr Queue

$R5 \Leftarrow F$	R4 + R3
$R6 \Leftarrow F$	R2 - R4
$R7 \Leftarrow F$	R4 * R0
R8 ← F	R4 * R0
$R9 \Leftarrow F$	R4 / R1

Instr Queue

$R5 \Leftarrow R2 + R3$
R6 ← R2 - R5
$R7 \Leftarrow R3 * R0$
R8 ← R3 * R0
R9 ← R3 / R1
$R34 \Leftarrow R4 / R33$

overlap possiblities

Load Queue


```
R4 ← memory[10000]
...
```

Instr Queue


$R5 \Leftarrow R4 + R3$	١
$R6 \Leftarrow R2 - R4$	
$R7 \Leftarrow R4 * R0$	
$R8 \Leftarrow R4 * R0$	
$R9 \Leftarrow R4 / R1$	
	J

everything needs R4

Load Queue




Instr Queue




nothing needs R4


identifying overlap




model one: "perfect" overlap




model one: "perfect" overlap



model two: no overlap



huge cache and no overlap




 $\begin{array}{l} \text{no overlap:} \\ \Delta \text{time} = \\ \text{miss latency} \end{array}$

actual results

active cache misses





active other work



guessed timeline


with cache misses





guessed timeline

with cache misses



caveats

```
uneven rate of work — what is 10\%?
    of operations?
     of execute latencies?
    of time without memory delays?
branch mispredictions, etc. changes
not all cache misses eliminated
    still have compulsory misses
    significant for this very short program
```

multiple overlapping

Load Queue

$R4 \leftarrow memory[0x10000]$	
$R5 \leftarrow memory[0xFA233]$	
$R6 \leftarrow memory[0x10004]$	
$R8 \leftarrow memory[0x10008]$	

cache (2-ways, 16B blocks, 256 sets)

set	valid	tag	data
00	Θ		
01	1	0x43	M[0x43010] to M[0x4301F]

valid	tag	data
1	0x23	M[0x23000] to M[0x2300F]
1	0x23	M[0x23010] to M[0x2301F]

multiple overlapping

Load Queue

$R4 \leftarrow memory[0x10000]$
$R5 \leftarrow memory[0xFA233]$
$R6 \leftarrow memory[0x10004]$
$R8 \leftarrow memory[0x10008]$

miss for 0x10000 brings in block

cache (2-ways, 16B blocks, 256 sets)

set	valid	tag	data		valid	tag	data
00	1	0×00	M[0x10000] to M[0x1000F]		1	0x23	M[0x23000] to M[0x2300F]
01	1	0x43	M[0x43010] to M[0x4301F]	_	1	0x23	M[0x23010] to M[0x2301F]

multiple overlapping

Load Queue

$R4 \leftarrow memory[0x10000]$	
$R5 \leftarrow memory[0xFA233]$	
$R6 \leftarrow memory[0x10004]$	
$R8 \leftarrow memory[0x10008]$	


later accesses to block now hit! if started after 0x10000 done


cache (2-ways, 16B blocks, 256 sets)


set	valid	tag	data	_	valid	tag	data
00	1	0×00	M[0x10000] to M[0x1000F]		1	0x23	M[0x23000] to M[0x2300F]
01	1	0x43	M[0x43010] to M[0x4301F]	_	1	0x23	M[0x23010] to M[0x2301F]


latency counting

overlapping accesses to same block
two misses
lower average latency — access already started
counted twice — latency for each access










acting on branch mispredict



what is squashing

fetch — cancel requests to instruction cache decode, rename — discard queued instructions issue — clean up instruction/load/store queues instruction finished rename, but not writeback

commit — clean up ROB entries instruction finished rename

misprediction in misprediction

W	<-	Χ	+	Υ

L1:

IF Y > 0GOTO L2 $A \leftarrow B + C$

(-+-l-/	, , , ,	1. 511
fetch/rename	branch FU	mult FU
$X \leftarrow Y + Z$		
IF X > 0	_	$X \leftarrow Y * Z (1/3)$
IF Y > 0	_	$X \leftarrow Y * Z (2/3)$
F <- D + E	Y > 0	$X \leftarrow Y * Z (3/3)$
A <- B + C	X > 0	_
$W \leftarrow X + Y$		

$$F \leftarrow D + E$$

misprediction in misprediction

$$Y = Z = 0$$

 $X < - Y * Z$
IF $X > 0$
GOTO L1
 $W < - X + Y$

L1:

IF Y > 0 GOTO L2 A <- B + C

fetch/rename	branch FU	mult FU
$X \leftarrow Y + Z$		
IF X > 0		$X \leftarrow Y * Z (1/3)$
IF Y > 0	_	$X \leftarrow Y * Z (2/3)$
F <- D + E	mispredict	$\times Y > 0 \times Z (3/3)$
A <- B + C	X > 0	
$W \leftarrow X + Y$		

L2:

F <- D + E

misprediction in misprediction

$$Y = Z = 0$$

 $X < - Y * Z$
IF $X > 0$
GOTO L1
 $W < - X + Y$

L1:

IF Y > 0 GOTO L2 A <- B + C

tetch/rename	branch FU	mult FU
$X \leftarrow Y + Z$		
IF X > 0	 	$X \leftarrow Y * Z (1/3)$
IF Y > 0	_	$X \leftarrow Y * Z (2/3)$
F <- D + E	Y mispredic	$t \ X > 0 \ \star \ Z \ (3/3)$
A <- B + C	x > 0	
₩ <- X + Y		

L2:

F <- D + E

costs of branch misprediction

time spent running work that can't commit (instead of work from the correct branch)

time spent squashing instructions

cache pollution from mispredicted loads

estimating branch prediction cost/benefit


total cost \approx portion of instructions run in incorrect branch

assumption: same amount as would be in correct branch


probably not true — e.g. loop versus after loop

benefit: # correct predictions × cost per misprediction

the execute stage



pipelined FP ALU



variable speed functional units



op type	output in	ready in
FloatMult	4 cycles (latency)	1 cycle (pipelined)
FloatDiv	12 cycles (latency)	12 cycles (not pipelined)
${\sf FloatSqrt}$	24 cycles (latency)	24 cycles (not pipelined)

maximum speed of execute (1)

consider a program with one million FP_ALU ops ... and nothing else

4 FP_ALU functional units

 $1\ 000\ 000 \div 4 = 250\ 000\ \text{cycles}$

4 ops per cycle

maximum speed of execute (2)

consider a program with one million FP_ALU ops
... and one thousand IntALU ops

```
250~000 cycles to issue FP_ALU ops 1000~\text{IntALU} ops need \lceil 1000 \div 6 \rceil = 167 cycles total time = 250~000 cycles (not 250~167) 4.004~\text{ops/cycle}
```

determining maximum speed

```
issue rate for each functional unit?

pipelined — count per cycle


not pipelined — count per latency cycles

mixed — depends ratio of instruction types
```

which functional unit is the bottleneck

keep instruction ratio constant

actual issue rates — Matmul



widths and branch prediction

wider pipeline — more of mispredicted branches completed

bad for queens

SPMD comments

prediction versus predication

does this result really matter?

what is the actual HW cost of HW divergence management?

SPMD: Predication

not prediction

vector instructions that operate based on a mask the mask is called a "predicate" e.g. if (mask[i]) { vresult[i] = va[i] + vb[paper's notation: @vresult add vresult, va, vb

Easy speedup

write some really inefficient code for platform X spend lots of time optimizing for platform Y

platform Y is 100x faster than platform X!

Easy speedup

write some really inefficient code for platform XCPUs spend lots of time optimizing for platform YGPUs

platform Y isGPUs are 100x faster than platform XCPUs!

CPU optimization techniques

```
Multithreading — use multiple cores (Yes, really, people didn't do this when comparing...)
```

Cache blocking (Goto paper)

Plan what is in the cache
Split problem into cache-sized units

Reordering data

CPUs have vector support, but most be contiguous

GPU optimization techniques

Avoid synchronization

Corollary: do lots of work with one kernel call

Make use of shared buffer

Explicitly managed cache

Replacement for cache blocking

Floating Point BW

paper's CPU: 102 GFlop/sec 3.2 GHz \times 4 cores \times 4 SIMD lanes \times 2 FP op/cycle

paper's GPU: 934 GFlop/sec.

with fused multiply-add, special functional unit

Intel Core i7-6700: 435 GFlop/sec with fused-multiply-add

NVidia Tesla P100: 9300 GFlop/sec

Memory BW

```
paper's CPU: 32 GB/sec? (to normal DRAM)
```

paper's GPU: 141 GB/sec (to off-chip, on-GPU memory)

paper's GPU: 8 GB/sec to/from CPU memory

On-chip storage

paper's CPU: approx. 6KB registers + 8MB caches (12KB registers with SMT)

paper's GPU: approx. 2MB registers + 480KB shared memory + 232KB caches

NVidia Tesla P100: approx. 14 MB registers + 3MB shared memory/cache + 512KB caches

The stride challenge

```
struct Color { float red; float green; float blue
Color colors[N];
...
for (int i = 0; i < N; ++i) {
    colors[i].red *= 0.8;</pre>
```

needs strided memory access

Intel has vector instructions, but not this kind of load/store

AoS versus SoA

```
// Array of Structures
struct Color { float red; float green; float blue
Color colors[N];
colors[i].red *= 0.8
// Structure of Array
struct Colors {
    float reds[N];
    float greens[N];
    float blues[N];
```

colors.reds[i] *= 0.8

Colors colors;

honest performance comparisons

sometimes — fundamental limits

peak floating point operations

memory bandwidth + minimal communication

often research doesn't know how to optimize on "other" platform

lots of subtle tuning

CPU SIMD support

Modern CPUs support vector operations

Generally less flexible than GPUs

Still many, many less ALUs/chip than GPUs

x86 SIMD timeline (1)

Intel MMX (1997 Pentium)

64-bit registers, vector 32/16/8-bit integer instructions 'saturating' add/subtract (overflow yields MAX_INT) 64-bit loads/stores (contiguous only)

AMD 3DNow! (1998 AMD K6-2)

64-bit registers, vector 32-bit float instructions

Intel SSE/SSE2 (1999 Pentium III; 2001 Pentium 4)

128-bit registers

vector 32/64-bit float instructions

vector 32/16/8-bit integer instructions

128-bit loads/stores (contiguous only)

vector 'shuffling' instructions

x86 SIMD timeline (2)

Intel AVX (2011 Sandy Bridge)

Intel SSE3/SSE4

256-bit registers floating point only

```
Intel AVX2 (2013 Haswell)
256-bit registers
fused multiply-add
adds integer instructions

Intel AVX-512 (2015 Knights Landing)
512-bit registers (maybe)
scatter/gather instructions
vector mask/predication support
```

horizontal instructions

```
// Horizontal ADD Packed Double
// %xmm1, %xmm2 are vectors of two
// 64-bit floating point values
haddpd %xmm1, %xmm2
// XMM2[0] <- XMM1[0] + XMM1[1]
// XMM2[1] <- XMM2[0] + XMM2[1]</pre>
```

predicate notation

```
@vf0 vx = vy
// same as:
    forall i: if (vf0[i]) vx[i] ← vx[j]
```

Predicated instructions

```
// forall i:
      // vf0[i] \leftarrow (va[i] < vb[i])
      vf0 = vslt va, vb
      // forall i:
      // if (vf0[i])
      // vc[i] \leftarrow vop1[i]
avf0 vc = vop1
      // forall i:
      // if (!vf0[i])
      // vc[i] \leftarrow vop2[i]
!@vf0 vc = vop2
```

Skipping + predication


```
vf0 = vslt va, vb
      s0 = vpopcnt vf0
      // if all vf0[i] == 0:
      // goto else
      branch.eqz s0, else
avf0 vc = vop1
      s1 = vpopcnt !vf0
      // if all vf0[i] == 1:
      // goto out
      branch.eqz s1, out
else:
!@vf0 vc = vop2
out:
```

Predicated instructions: hardware skipping


```
vf0 = vslt va, vb
push.stack out
tbranch.eqz vf0, else
vc = vop1
pop.stack
else:
  vc = vop2
  pop.stack
out:
```

```
push.stack out
  tbranch.eqz vf0, else
  vc = vop1
  pop.stack
else:
  vc = vop2
  pop.stack
out:
```

state: thread mask, divergence stack




tbranch: push else+mask, set mask, **goto vop1** (set mask using vf0 normal next instruction)



pop: set mask, **goto else** (PC, mask taken from stack)

```
push.stack out
  tbranch.eqz vf0, else
  vc = vop1
  pop.stack
else:
  vc = vop2
  pop.stack
out:
```

state: thread mask, divergence stack




state: thread mask, divergence stack

Case 2: only else

divergence stack

PC	thread mask	
out	originalMask	

tbranch: just goto else (set mask using vf0)



pop: reset mask, got out (PC, mask taken from stack)

software divergence management

do everything using predication

compiler must track multiple mask registers

more instructions unless compiler predicts branch

(less if it does)

trickiness in software divergence

loops: mask of un-exited CUDA thread

loop actually executed maximum iterations times

results




Figure 7. Speedup of thread-aware predication against divergence stack on NVIDIA Tesla K20c. SBU=Static Branch-Uniformity optimization. RBU=Runtime Branch-Uniformity optimization.

paper's future work

more compiler improvements branch if any instruction profile-guided optimization

next time: FPGAs

this topic: vector accelerators

next two lectures — more accelerators

FPGAs — reconfigurable hardware

"configuration" not "instructions"

later: fully custom chips