



# A Preliminary Evaluation on Energy Efficiency of a Temperature-aware Multicore-processor



Hide Sato  
Seiko Epson Corporation  
Toshi Sato  
PRESTO, JST  
tsato@ai.kyutech.ac.jp

TACS 2005



## Outline

- Background
- Contrail processor architecture
- Temperature awareness
  - Active power reduction
  - Leakage power management
- Evaluation
- Conclusion

TACS 2005

tsato@ai.kyutech.ac.jp



## Background

- High-performance embedded processors are required by smart mobile devices
  - 3D video game, digital camera, digital video, MP3 player ... on cell phones
- Power consumption is also increased
- Multicore-processors is one of solutions
  - Temperature due to large leakage is a problem



## Contrail processors

- Program is divided into 2 types of streams
  - Each stream is executed quasi-independently on a multicore processor
- Speculation stream:
  - Main part of the program
  - Some instructions are removed via speculation
- Verification streams:
  - Verification of every speculation
  - Verification shouldn't be fast and can be cool




# Execution example

time →  
instructions



(a) Original

Easily predictable regions



(b) Contrail processor

Speculation  
Fast / Hot

Verification  
Slow / Cool




# Temperature awareness

- Hot core rotation
- Power reduction
  - Active power reduction
  - Leakage power management



# Hot core rotation



Speculation  
Hot

Verification  
Cool

TACS 2005

tsato@ai.kyutech.ac.jp



# Active power reduction

- Assumption
  - $V$  &  $f$  for verification =  $1/2 \times V$  &  $f$  for speculation
  - Speculation : verification = 1 : 1
- Results
  - Speculation

- Verification

37.5%  
Energy reduction

TACS 2005

tsato@ai.kyutech.ac.jp



## Leakage power management

- Leakage might be increased
  - Contrail processor has multiple cores
- Key observation
  - Only one core has to be fast
- Leakage management
  - Power supply reduction & cut
  - Reverse body bias to raise  $V_{th}$



## Evaluation

- 4-core Contrail processor vs. single-core
  - 2-way OoO superscalar base & cores
    - Ideal caches
    - Perfect branch prediction
    - Perfect memory disambiguation
  - 2K-entry last-value predictor
  - Fixed interval partitioning: 32 instructions
- MASE / SimpleScalar / PISA tool set
- MiBench
  - CRC, FFT, and StringSearch




## Assumptions on power

- DVS is based on SAMSUN's ARM
  - (1.2GHz @1.1V)  $\leftrightarrow$  (600MHz @0.7V)
- Leakage power = active power
  - Temperature = 100°C
- Reverse body bias reduces leakage by 2x
- Leakage of idle cores is zero




## Relative execution cycles





# Relative power consumption




TACS 2005

tsato@ai.kyutech.ac.jp



# Relative ED<sup>2</sup>P



TACS 2005

tsato@ai.kyutech.ac.jp



## Conclusion

- We proposed a temperature-aware multicore-processor, Contrail processors
- Temperature would be reduced by
  - Hot core rotation
  - Active power reduction
  - Leakage power management
- Simulations showed **25% ED<sup>2</sup>P reduction**



## A Preliminary Evaluation on Energy Efficiency of a Temperature-aware Multicore-processor



Hide Sato  
Seiko Epson Corporation

Toshi Sato  
PRESTO, JST